Professional Documents
Culture Documents
ATA6560 ATA6561
Applications
3 x 3 VDFN* with 3 x 3 VDFN* with
Classical CAN and CAN FD networks in the following wettable flanks wettable flanks
applications:
• Automotive TXD 1 8 STBY TXD 1 8 STBY
5(1) 3
ATA6560/1
9&&
Temperature
Protection
VIO(1) 7
CANH
Slope
1 TXD Control
TXD Time-Out 6
and CANL
VIO(1) Timer Driver
8
STBY
VIO(1) Control
Unit
5(1)
NSIL
VIO(1) HSC(2)
MUX
4 Wake-Up
RXD
Filter
WUC(3)
2
GND
VCC < Vuvd(VCC) VCC > Vuvd(VCC) VCC < Vuvd(VCC) or VCC > Vuvd(VCC) and
VIO < Vuvd(VIO) VIO > Vuvd(VIO)
FIGURE 1-2: SWITCHING FROM STANDBY MODE TO NORMAL MODE (NSIL = HIGH)
STBY
TXD
tdel(stby-norm) = t
47μs max
Operation
Pode Standby Pode Normal Pode
STBY
NSIL
TXD
tdel(sil-norm) = t
10μs max
Operation
Pode Silent Pode Normal Pode
t
TXD
V9,O
GND
t
BUS VDIFF
(CANH-CANL)
D R D R D R
tt
RXD
V9,O
GND
t
CAN
TXD
RXD
Operation
Normal Silent Normal
Pode
5V
BAT
+ 12V
22μF(1)
100nF
VCC
VDD STBY 3 CANH
8 7 CANH
NSIL
5
Microcontroller ATA6560
TXD
1
RXD CANL
4 6 CANL
GND 2
GND GND
Note 1: The size of this capacitor depends on the external voltage regulator used.
2: For the VDFN package: the heat slug must always be connected to GND.
3.3V
BAT
12V
5V
+ 12V
22μF(1)
100nF 100nF
VIO VCC
VDD 5 3 CANH
STBY 7 CANH
8
TXD
Microcontroller 1 ATA6561
RXD
4 CANL
6 CANL
GND 2
GND GND
Note 1: The size of this capacitor depends on the external voltage regulator used.
2: For the VDFN package: the heat slug must always be connected to GND.
† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above those
indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for
extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
Electrical Specifications: TvJ = –40°C to +150°C; VVCC = 4.5V to 5.5V; VVIO = 2.8V to 5.5V; RL = 60, CL = 100 pF,
unless otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.
Parameters Sym. Min. Typ. Max. Units Conditions
Supply, Pin VCC
Supply Voltage VVCC 4.5 — 5.5 V
Supply Current in Silent Mode IVCC_sil 1.9 2.5 3.2 mA Silent mode,
VTXD = VVIO
Supply Current in Normal IVCC_rec 2 — 5 mA Recessive,
Mode VTXD = VVIO
IVCC_dom 20 50 70 mA Dominant, VTXD = 0V
Supply Current in Standby IVCC_STBY — — 12 µA VVCC = VVIO,
Mode VTXD = VNSIL = VVIO
IVCC_STBY — 7 — µA Ta = +25°C (Note 3)
Undervoltage Detection Vuvd(VCC) 2.75 — 4.5 V
Threshold on Pin VCC
I/O Level Adapter Supply, Pin VIO (only for the ATA6561)
Supply Voltage on Pin VIO VVIO 2.8 — 5.5 V
Supply Current on Pin VIO IIO_rec 10 80 250 µA Normal and Silent
modes
Recessive,
VTXD = VVIO
IIO_rdom 50 350 500 µA Normal and Silent
modes
Dominant, VTXD = 0V
IIO_STBY — — 1 µA Standby mode
Undervoltage Detection Vuvd(VIO) 1.3 — 2.7 V
Threshold on Pin VIO
Note 1: This parameter is 100% correlation tested.
2: This parameter is ensured by characterization on samples.
3: This parameter is ensured by design.
FIGURE 2-1: TIMING TEST CIRCUIT FOR THE ATA6560/1 CAN TRANSCEIVER
+5V
+
22μF 100nF
5 3
VIO/NSIL VCC
1 7
TXD CANH
RL CL
4 6
RXD CANL
HIGH
TXD
LOW
CANH
CANL
dominant
0.9V
VO(dif) (bus)
0.5V
recessive
HIGH
RXD 0.7V9,O
0.3V9,O
LOW
td(TXD-busdom) td(TXD-busrec)
td(busdom-RXD) td(busrec-RXD)
tPD(TXD-RXD) tPD(TXD-RXD)
FIGURE 2-3: CAN TRANSCEIVER TIMING DIAGRAM FOR LOOP DELAY SYMMETRY
70%
TXD
30% 30%
RXD 70%
30%
tLoop tBit(RXD)
rising edge
Note: The bit time of a recessive bit after five dominant bits is measured on the RXD pin.
810 810
6560-N 6561-N
1810256 1810256
6566
6560
256
6566
6561
256
ZZZ ZZZ
6566
6560-N
256
6566
6561-N
256
ZZZ ZZZ
8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 In.) Body [SOIC]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
2X
0.10 C A–B
D
A D
NOTE 5
N
E
2
E1
2
E1 E
NOTE 1 1 2
e NX b
B 0.25 C A–B D
NOTE 5
TOP VIEW
0.10 C
C A A2
SEATING
PLANE 8X
0.10 C
A1 SIDE VIEW
h
R0.13
h
R0.13
H 0.23
L
SEE VIEW C
(L1)
VIEW A–A
VIEW C
Microchip Technology Drawing No. C04-057-OA Rev E Sheet 1 of 2
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 1.27 BSC
Overall Height A - - 1.75
Molded Package Thickness A2 1.25 - -
Standoff § A1 0.10 - 0.25
Overall Width E 6.00 BSC
Molded Package Width E1 3.90 BSC
Overall Length D 4.90 BSC
Chamfer (Optional) h 0.25 - 0.50
Foot Length L 0.40 - 1.27
Footprint L1 1.04 REF
Foot Angle 0° - 8°
Lead Thickness c 0.17 - 0.25
Lead Width b 0.31 - 0.51
Mold Draft Angle Top 5° - 15°
Mold Draft Angle Bottom 5° - 15°
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A & B to be determined at Datum H.
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
SILK SCREEN
Y1
X1
E
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Contact Pitch E 1.27 BSC
Contact Pad Spacing C 5.40
Contact Pad Width (X8) X1 0.60
Contact Pad Length (X8) Y1 1.55
Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN]
With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy YCL
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
D A B
N
(DATUM A)
(DATUM B)
E
NOTE 1
2X
0.10 C
1 2
2X
0.10 C TOP VIEW
0.10 C
C A
SEATING A1
PLANE 8X
SIDE VIEW 0.08 C
(A3)
0.10 C A B
D2
1 2
A
NOTE 1
A 0.10 C A B
E2
K
N
L 8X b
e 0.10 C A B
0.05 C
BOTTOM VIEW
Microchip Technology Drawing C04-21358 Rev C Sheet 1 of 2
8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN]
With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy YCL
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
A4
PARTIALLY
PLATED
E3
SECTION A–A
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Terminals N 8
Pitch e 0.65 BSC
Overall Height A 0.80 0.90 1.00
Standoff A1 0.00 0.035 0.05
Terminal Thickness A3 0.203 REF
Overall Length D 3.00 BSC
Exposed Pad Length D2 2.30 2.40 2.50
Overall Width E 3.00 BSC
Exposed Pad Width E2 1.50 1.60 1.70
Terminal Width b 0.25 0.30 0.35
Terminal Length L 0.35 0.40 0.45
Terminal-to-Exposed-Pad K 0.20 - -
Wettable Flank Step Cut Depth A4 0.10 - 0.19
Wettable Flank Step Cut Width E3 - - 0.085
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Y2
EV
8
ØV
C X2 CH EV G1
Y1
1 2
SILK SCREEN
X1
G2
E
Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during
reflow process
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.