Professional Documents
Culture Documents
L
rc
d R Vout slope
Vin
PWM C
VC
R2
d·Ts
d
VFB Ts
slope
Comp.
R1
d=k·Vc
Comparator vc
Vref
Power Stage Error Amp
Control-to-output Compensation A(s)
Design Targets:
- Regulation accuracy, line rejection, ZOUT: |T(s)| >> 1 for f < fc
- Bandwidth: high bandwidth for fast transient response
- Stability: phase margin > 45°
rc
Vin Cin d R Vout Output vo
PWM C
Phase (Gdv)
vˆc Zf
=−
vˆo Zi
⎛ 1 ⎞
Z i = R1 //⎜⎜ + R3 ⎟⎟
⎝ sC2 ⎠
1 ⎛ 1 ⎞
Zf = //⎜⎜ + R2 ⎟⎟
sC3 ⎝ 1 sC ⎠
vˆc ω I (1 + s ωZ 1 )(1 + s ωZ 2 )
=−
vˆo s (1 + s ω P1 )(1 + s ω P 2 )
where:
1 1 1
ωZ 1 = , ωZ 2 = ~ R1>>R3 C1>>C3
R2C1 (R1 + R3 )C2 R1C2
1 1 1 1 1
ωI = ~ ω P1 = , ωP 2 = ~
R1 (C1 + C3 ) R1C1 R3C2 CC R2C3
R2 ⋅ 1 3
C1 + C3
Linear Technology Corp. Confidential 10
Type 3 Compensation Network
(Typical 3-Pole, 2-Zero system in Voltage Mode Control)
vˆc ω I (1 + s ωZ 1 )(1 + s ωZ 2 )
=−
vˆo s (1 + s ω P1 )(1 + s ω P 2 )
Quick recommendations :
• fp1 = fz_ESR
• fp2 ~ fc to 10 x fc
• fz1 = fz2 = f0_LC
• fI to get desired crossover frequency fc
u Pros:
w Don’t need dedicated current sensing R : high efficiency and
low cost solution
u Cons:
w Loop gain is a function of Vin
w Solution: Vin feed-forward compensation
w Loop gain is a function of output ESR
w Need carefully loop compensation design
w Need to compensate for double resonant pole
w The current sensing / limit is slow and not accurate
w Need external loop for current sharing if two supplies / phases
are in parallel
rc
d Ki R Vout vo
Vin PWM C
d
slope comp iL feedback R2 C2
Kref(s)
EAIN
igm gm veainR1 C1
Comparator ITH
vc
Rth
Ro
Cthp
Cth Error Vref
Op-Amp
Compensation
Network LTC1628/1629/3731
~ Io
Inductor
current signal
LTC1628/1629
CLK
1:1 Gain
Diff Op-Amp
Current sensing
and comparison loop ITH voltage loop
compensation
Reference design
1 3X470uF Kemet cap.
LF Pole rC=30mΩ
2 Customer design
ESR Zero
2 X 220uF Panasonic cap.
rC=12mΩ
Phase (deg)
1000
Gain
R2 C2
ΔGain
vEAIN Kref(s)
EAIN
gm R1 C1
VREF R1
K REF = =
Vref Vo R1 + R2
Phase
1+
2π ⋅ f z _ ref
ΔPhase
vEAIN ( s )
K REF ( s ) = = K REF ⋅
vo ( s ) s
1+
2π ⋅ f p _ ref
1 1 1
f z _ ref = f p _ ref = ⋅
2π ⋅ R2 ⋅ C2 K REF 2π ⋅ R2 ⋅ (C1 + C2 )
C1 and C2 provide phase boost around the crossover frequency.
Gain (dB)
ITH
vEAIN
Cth Vref
Zith(s)
vITH ( s )
A( s ) = = − g m ⋅ ( Z ith ( s )) -90o
vEAIN ( s )
Phase
1. Simple Integrator:
1
A( s ) = − g m ⋅ 10 100 1kHz 10kHz 100kHz 1MHz
Cth ⋅ s Frequency
Gain
Cth Vref
Zith(s)
spo LF pole
v (s) introduced by Ro
A( s ) = ITH = − g m ⋅ ( Z ith ( s ))
vEAIN ( s )
2. Simple Integrator with gm Op-Amp
Phase
-90o
Output Impedance Ro:
1 1
A( s ) = − g m ⋅ Ro ⋅ s po =
s Ro ⋅ Cth
(1 + )
s po 10 100 1kHz 10kHz 100kHz 1MHz
Frequency
• gm Op-Amp adds a low frequency pole
• Still -90o phase delay @ fC
Linear Technology Corp. Confidential 24
ITH Compensation – Add Zero for Phase
Compensator Gain A(s)
igm gm vEAIN EAIN
ITH vITH vith fc
Gain
vEAIN
Rth fSW
Ro
Cth Vref
sthz boosts
Zith(s) phase margin
Phase
-90o
at cross over frequency:
s
1+
sthz
A( s ) = − gm ⋅ Ro ⋅
s 10 100 1kHz 10kHz 100kHz 1MHz
(1 + )
1 s po Frequency
sthz =
Rth ⋅ Cth
• Adds a zero before / around fC to boost up phase
• Increased gain @ high frequency
Linear Technology Corp. Confidential 25
ITH Compensation – HF Pole
Compensator Gain A(s)
igm gm vEAIN EAIN
ITH vITH vith
vEAIN fc
Gain
Rth fSW
Ro
Cthp
Cth Vref
Zith(s) HF Pole
Phase
attenuate high frequency noise: -90o
s
1+
sthz
A( s ) = − g m ⋅ Ro ⋅
s s
(1 + ) ⋅ (1 + ) 10 100 1kHz 10kHz 100kHz
s po sthp Frequency
1 1
sthp = ≈ (Cth >> Cthp)
Cth ⋅ Cthp Rth ⋅ Cthp
Rth ⋅
Cth + Cthp
Linear Technology Corp. Confidential 26
How much phase margin is necessary?
For a second-order system (good approximation near fc)
Changes in line, load and temperature tend to degrade phase margin from the nominal
value.
For commercial equipment, where the temperature variations are mild, a nominal phase
margin of 60° is usually enough to accommodate manufacturing tolerances.
If external factors such as use of remote sensing or variable amounts of filter capacitance
can affect phase margin then more than 60° of nominal phase margin may be desirable.
Military designs with their wide temperature swings should start with a higher nominal
value, such as 75 °, to try to maintain 20-30° of phase margin in the worst case.
The penalty for high phase margin is reduced gain at low frequency (reducing the line-
frequency ripple rejection) and slower transient response time.
The optimum choice of phase margin and bandwidth is determined by the application.
The important thing is to measure the bandwidth and margins rather than estimate them
or ignore them.
(Source : VENABLE technical paper # 2)
ΔI OUT
In closed loop, |ZOUT| ~ |Z(COUT)|f=fc : ΔVOUT ~
2 ⋅ π ⋅ fc ⋅ COUT
1
Valid only for : ESR(COUT ) <
2 ⋅ π ⋅ fc ⋅ COUT
Type 1:
• DC pole only (integrator)
• No phase boost
• Used for power stage with small phase shift
Type 2:
• DC pole + 1 pole + 1 zero
• Phase boost < 90° (<75° in practice)
• Used for CCM current-mode and voltage-mode converters in DCM
Type 3:
• DC pole + 2 pole + 2 zero
• Phase boost < 180° (<160° in practice)
• Used for CCM voltage-mode buck or boost-derived types of converters
Simulation :
Gain
Phase
φm=98°
Fc=67kHz
Channel 2
10 Ω Output
d Ki Vout
PWM Channel 1
Loopgain=Ch2/Ch1
R2 C2
EAIN
igm gm vfb R1 C1
ITH
Rth
Ro
Cthp Vref
Cth
Gain Crossover
frequency fc
Phase Margin
Phase
φm
Frequency (Hz)
Linear Technology Corp. Confidential 38
Frequency Analyser - Bode 100 by Omicron Lab