You are on page 1of 5

681

2017 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC)

Design and Simulation of Interleaved SEPIC


Converter for Photo voltaic Applications
Poornima Dr.Rashmi
PG Student Dept. of EEE Associate Professor Dept. of EEE
SIT,Tumkuru SIT,Tumkuru
Tumkuru,IndiaTumkuru,India
poornimahayyal@gmail.comrash_mysore@sit.ac.in
A. Interleaving

Abstract-This paper describes an interleaved SEPIC Interleaving which is also called as multiphasing, is a
converter,with a wide range dc link voltage.Number of technique usedmainly for reducing the filter size.In
Photo voltaic(PV) cells are connected to generate an interleaved converters two converters connected in
electrical energy,which is then connected to an parallel to a common load.The switches exhibits
interleaved SEPIC converter feeding a Three phase phase shift operationwhich results into the phase
inverter through which energy is supplied to the shifting of inductor currents.In capacitor current &
load.The proposed converter will presents the technique load resistance the inductor currents get added,which
for the extraction of maximum power from solar
resulted in a smaller variation of peak-to-peak
panel.Due to the non-linear nature of solar module,it is
essential to match impedance in order to ensure inductor current and the frequency get doubled
extraction of maximum power.Therefore Maximum compared to individual inductor currents.Finally the
Power Point Technique(MPPT) acts as a significant capacitor current peak-to-peak variation also
part of solar system.Here for the purpose of reduced,with reduced filter components.Input current
implementation 20V input voltage,110V output voltage ripple also reduced.
DC-DC converter whose operating frequency is 50KHz
is constructed. The controlling of single phase inverter Mathematically we can connect any number of
is done by Sinusoidal pulse Width Modulation (SPWM) interleaved branches,but the controlling of system
method. The proposed system is simulated & verified becomes complex.Phase shifting of the signals fed to
using PSIM 9.3.
the gates can be defined as,
Keywords-Interleaved SEPIC converter; MPPT; Single
Ps = K (2π/N)
Phase Inverter; SPWM Techinque.
N=Total Number of interleaving branches
I. INTRODUCTION
K=Discrete interleaved branches order
DC-DCconverters plays an important role in many of (K=1,2,3,4……N) [4]
the applications because of their higher power density
and higher conversion efficiency.In solar system the The block diagram of the overall system is shown in
output voltage & current have non-linear V-I figure1.The input of the interleaved SEPIC converter
characteristics,this results in a variation of maximum is PV panel.The converter output is fed to single
power point with the insolation of solar.Hence DC- phase SPWM inverter.P&O method of MPPT
DC converters are necessary for altering the voltage technique is employed here.
and current levels ,so that the load can be varied in
order to extract the maximum power from the
load[1].Generally, the basic
converters(buck,boost,SEPIC,Luo, buck-boost,CUK)
are used for conventional approaches[2][3].

Among all the above converters,the SEPIC topology


is mostly preferred, because it is capable of providing
buck boost operation without reversing the
polarity,whereas the CUK converter also exihibits
buck boost operation but with polarity reversal.Other
advantages like low switching stress and reduction of
voltage and current ripples. Figure1:Block diagram of overall system

978-1-5090-4324-8/17/$31.00 ©2017 IEEE


682

Poornima et al: Design and Simulation of Interleaved SEPIC Converter for Photo voltaic Applications

II. PV MODELLING

Several photo voltaic cells can be connected in series


or parallel to form a PV array.Series connected PV
cells will increases the voltage and parallel
connected PV cells will increases the current of
module.Solar cell modelling is done,which is as
shown in figure2.
Figure 3 : Circuit diagram Interleaved SEPIC
converter

Vin=Input voltage

Vo=Output voltage

Cin = input capacitor

L1,L2,L3,L4 = Inductor
Figure2 : Modelling of PV solar cell
C1,C2 = Capacitors
Solar cell consists of its own series resistance and
parallel resistance.The opposition offered to the flow Co = output capacitor
of electrons leads to series resistance whereas the
leakage current will results to the parallel resistance. D1,D2 = Diodes

I=Current source, S1,S2 = MOSFET switches

Rs=Series resistance Circuit’s operational modes are explained below,

Rs=Series resistance Mode 1:

Rsh=Shunt resistance

The PV array current is given by,

I = Isc-Id
/
Id = Io( -1)

Io=Diode’s reverse saturation current Figure 4 : Mode 1 operation

q=Charge of an electron In this mode switch S1 opened whereas the switch S2


is closed.Capacitors C1,C2 starts charging to the
Vd=Voltage across the diode input voltage. Hence this made the diode D2 reverse
bias and the diode D1 forward bias.Inductors L1&L2
K=Boltzmann constant discharging through load.

T=Junction temperature in kelvin (K) Mode 2:

III. CIRCUIT DIAGRAM & OPERATIONAL


MODES

Single ended primary inductor(SEPIC) converter is a


derived converter whose output will be adjusted
depending on the duty ratio,without polarity
reversal.In this,an interleaved SEPIC converter is
proposed in order to reduce the filter size.
Figure 5 : Mode 2 operation

978-1-5090-4324-8/17/$31.00 ©2017 IEEE


683

2017 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC)

In this mode switches S1&S2 both are turned


ON.Therefore all the inductors are charging.Diodes
D1&D2 both are turned off. TABLE I
LIST OF COMPONENTS
Mode 3: COMPONENTS VALUES
Input voltage 20V
Output voltage 110V
Output current 1A
Resistance 110Ω
Switching frequency 50kHz
Duty cycle 0.846
Inductors L1,L2,L3,L4 366μH
Capacitors C1,C2 1.9μF
Output capacitor C0 470μF
Figure 6 : Mode 3 operation

In this mode of operation the switch S1 is closed V. MPPT


whereas the switch S2 is opened.Inductors L1,L2 are
charging whereas the inductors L3,L4 are discharging In general,only afew percent of incident solar energy
through load.This makes the diode D2 forward is converted to an electrical energy by using a solar
biasing, and the diode D1 reverse biasing. panel.Hence we need to improve an efficiency.This
can be done by applying MPPT. According to
Mode 4: Maximum power transfer theorem,the power of any
electrical circuit is maximum,if its thevenin
impedance matches with the impedance of load.This
impedance matching problem is almost solved by
MPPT method.[5]

There are different methods in MPPT. In all methods


Perturb & Observe (P&O)method is commonly
usedbecause its implementation is very easy.In our
Figure 7 : Mode 4 operation system P&O method is used.In this method,only one
voltage sensor is used to sense the PV voltage,hence
In this mode switch S1&S2 both are results in less cost,also implementation is easy.The
flow chart is shown in figure8.
opened.Therefore all the inductors will discharges in
this mode.

IV. DESIGN CONSIDERTIONS

The selection of inductor & capacitor values is given


below

Vo=DVin/(1-D)

L1,L2=DVin/[fs(∆ILi)]

C1,C2=DVdc/[(Rfs)(∆VCi)]

L3,L4=(1-D)Vdc/[fs(∆ILo)]

Figure 8 : Flowchart of P&O algorithm

978-1-5090-4324-8/17/$31.00 ©2017 IEEE


684

Poornima et al: Design and Simulation of Interleaved SEPIC Converter for Photo voltaic Applications

VI. SIMULATION RESULTS

Initially the open loop simulation of interleaved


SEPIC converter is done using PSIM 9.3.Then
simulation is carried out for closed loop. Controlling
of converter and inverter is done in closed loop, i.e,
the controlling of converter is done by MPPT method
whereas the controlling of an inverter is done by the
Sinusoidal Pulse Width Modulation (SPWM)
method. Figure 9 shows the switching states of an
interleaved SEPIC converter. Figure 10 shows the
input voltage and output voltage of converter in open Figure 11 : Waveforms of Solar panel voltage,DC
loop simulation. Figure 11 shows the solar panel link voltage,Inverter Output voltage
voltage, DC link voltage and inverter output voltage
for closed loop simulation. VII. CONCLUSION

Here an interleaved SEPIC converter is designed and


simulated for photo voltaic applications.The main
purpose of using an interleaving technique is to
reduce the current ripples and voltage ripples at input
and output side and also to reduce to filter
size.Simulation of the converter is carried out whose
output power is 110W and efficiency is 92.83%.This
converter design can be applied to higher power
applications by selecting proper power
components.Finally a single phase load of 230V with
a frequency of 50Hz is available.Further we can run
Figure 9 : Switching states of switch S1 & switch S2 any single phase AC motors by using this load.

REFERENCES

[1] K.Kobayashi, H. Matsuo, and Y. Sekine, “Novel Solar-


Cell PowerSupply System Using a Multiple-Input DC-DC
Converter,” IEEETrans.Ind. Electron., vol. 53, no. 1,
February 2006, pp. 281–286.
[2] J.Deng, S.Li, S. Hu, C.C Mi, and R. Ma, “Design
Methodology ofLLCResonant LLCResonant Converters
for Electric Vehicle BatteryChargers,” IEEE ,Trans. Veh.
Technol., vol. 63, no.4, 2014, pp.1581-1592.
[3] H. Hu, X. Fang, F. Chen, Z. J. Shen, and I. Batarseh, “A
ModifiedHigh- Efficiency LLC Converter With Two
Transformers for WideInput-Voltage Range Applications,”
IEEE Trans. Power Electron., vol.28, no. 4, April 2013, pp.
1946–1960.
[4] Y.C. Hsieh, T.C. Hsueh and H.C. Yen, “An Interleaved
BoostConverter With Zero-Voltage Transition,” IEEE Trans.
Figure 10 : Input voltage & output voltage of PowerElectron.,vol. 24, no. 4, April 2009, pp. 973–978.
[5] Swiegers W, and Enslin, J.H.R., “An integrated maximum
Interleaved SEPIC converter power pointtracker for photovoltaic panels” Proceedings of
IEEE InternationalSymposium on Industrial Electronics,
Volume: 1, 1998, pp. 40 – 44.
[6] Duran E, Galan J, Sidrach-de-Cardona M, and Segura F,
“Anapplication of interleaved DC-DC converters to obtain I-
Vcharacteristic curves of photovoltaic modules” 34th Annual
Conferenceof IEEE Industrial Electronics, April 2008, pp.
2284 – 2289.
[7] B.R. Lin, K. Huang and D.Wang,“Analysis, design
andimplementation of an active clamp forward converter
with synchronous rectifier,” IEEE Trans. Circuits Syst. I,
Fundam. Theory Appl., vol. 53, no. 6, June 2006, pp. 1310–
1319.

978-1-5090-4324-8/17/$31.00 ©2017 IEEE


685

2017 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC)

978-1-5090-4324-8/17/$31.00 ©2017 IEEE

You might also like