Professional Documents
Culture Documents
REVISION RECORD
D D
GPIO_36 GPIO_78
CCI_I2C_SDA0 WMSS_RESETN SSC_6 NC
GPIO_39 GPIO_81
CCI_I2C_SCL1 COEX_RXD SSC_9 NC
GPIO_40 GPIO_82
GPIO40_ID3 COEX_TXD SSC_10 NC
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 1OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
U201-A
[17,33,51,52]
U201-L
D [17,33,51,52] U201-I
[17,33,51,52]
D
CONTROL [17,33,51,52] [17,33,51,52]
[5] LNBBCLK1 AT30 CXO SDC1_RCLK B20 SDC1_RCLK [10]
33R CONTROL R209
[5,7] LNBBCLK1_EN AU31 CXO_EN SDC1_CLK A23 R208
0201 SDC1_CLK [10] D34 D2
[17,33,51,52] [10] EBI1_CA0_CS_0 EBI1_CS_0 EBI_CAL 0201 DDR_VDDQ [10]
SDC1_CMD A19 SDC1_CMD [10]
CONTROL [10] EBI1_CA0_CS_1 D32 EBI1_CS_1 240R/1%
[5,20] SLEEP_CLK AV30 SLEEP_CLK SDC1_DATA_0 C25 SDC1_DATA_0 [10] D8 C204
[10] EBI0_CA0_CS_0 EBI0_CS_0
SDC1_DATA_1 C19 SDC1_DATA_1 [10] D10
[10] EBI0_CA0_CS_1 EBI0_CS_1 E29 E39 1.0uF
[10] EBI1_CA0_CK_C EBI1_CK_C DDR_RESET_N DDR_RESET_N [10]
0R R202 AT32 C23
[5] PON_RESET_N 0201 RESIN_N SDC1_DATA_2 SDC1_DATA_2 [10] F28
[10] EBI1_CA0_CK_T EBI1_CK_T
[10] RESOUT_N B22 RESOUT_N SDC1_DATA_3 D26 SDC1_DATA_3 [10] E13
C203 [10] EBI0_CA0_CK_C EBI0_CK_C
SDC1_DATA_4 D20 SDC1_DATA_4 [10] F14
[10] EBI0_CA0_CK_T EBI0_CK_T [10] EBI1_CA0_CKE_0 C37 EBI1_CKE_0
22nF R210 NC_10K AU37 D22 [10]
VREG_L13A_1P8 0201 MODE_0 SDC1_DATA_5 SDC1_DATA_5
C31
[10] EBI1_CA0_CKE_1 EBI1_CKE_1
R211 NC_10K AV38 C17
0201 MODE_1 SDC1_DATA_6 SDC1_DATA_6 [10] [10] EBI0_CA0_CKE_0 C5 EBI0_CKE_0 C41
EBI1_DQ_0 EBI1_DQ_0 [10]
SDC1_DATA_7 D16 SDC1_DATA_7 [10] C11
[10] EBI0_CA0_CKE_1 EBI0_CKE_1 A35 B40
[10] EBI1_DMI_0 EBI1_DM_0 EBI1_DQ_1 EBI1_DQ_1 [10]
[5] SDM_PS_HOLD AU29 PS_HOLD C1 [10]
EBI0_DQ_0 EBI0_DQ_0 A29 B38 EBI1_DQ_2
[10] EBI1_DMI_1 EBI1_DM_1 EBI1_DQ_2 [10]
[10] EBI0_DMI_0 A7 EBI0_DM_0 EBI0_DQ_1 B2 EBI0_DQ_1 [10] B36
EBI1_DQ_3 EBI1_DQ_3 [10]
TP6 TP4 TP3 TP2 TP5 TP1
USB0_SS_TX_M AW37
USB0_SS_TX_P AV36
USB1_SS_RX_M AV40
USB1_SS_RX_P AW41
USB1_SS_TX_M AW39
USB1_SS_TX_P AY40
C205
USB1_SS_REXT AY34 0201
U201-J
[17,33,51,52] U201-K
[17,33,51,52]
[17,33,51,52]
CONTROL [17,33,51,52]
AE1 GND_1 GND_51 U1
CONTROL
BA33 GND_2 GND_52 U41 AF34 GND_101 GND_152 AR31
AM14 GND_3 GND_53 U7 M20 GND_102 GND_153 AY14
F10 GND_4 GND_54 V12 M22 GND_103 GND_154 AR33
F12 GND_5 GND_55 V14 M24 GND_104 GND_155 AR35
F16 GND_6 GND_56 V18 M26 GND_105 GND_156 AR9
F18 GND_7 GND_57 C13 M30 GND_106 GND_157 AT16
Y28 GND_8 GND_58 V20 M32 GND_107 GND_158 AT36
Y34 GND_9 GND_59 V22 M28 GND_108 GND_159 AU1
M6 GND_10 GND_60 V24 AE29 GND_109 GND_160 AU35
M8 GND_11 GND_61 V26 AF20 GND_110 GND_161 AU39
U9 GND_12 GND_62 V28 A1 GND_111 GND_162 AU41
BA37 GND_13 GND_63 V30 A41 GND_112 GND_163 AM8
L5 GND_14 GND_64 V32 AA1 GND_113 GND_164 AY16
H8 GND_15 GND_65 V8 AA35 GND_114 GND_165 AN1
F36 GND_16 GND_66 W9 AA41 GND_115 GND_166 AN11
F38 GND_17 GND_67 Y14 AB24 GND_116 GND_167 AN19
F4 GND_18 GND_68 C15 AB26 GND_117 GND_168 BA13
F6 GND_19 GND_69 Y20 AB28 GND_118 GND_169 BA17
C21 GND_20 GND_70 Y22 AB34 GND_119 GND_170 BA21
C27 GND_21 GND_71 Y24 AE35 GND_120 GND_171 BA25
C29 GND_22 GND_72 Y26 AB8 GND_121 GND_172 AG33
C3 GND_23 GND_73 P14 AC31 GND_122 GND_173 AH14
BA41 GND_24 GND_74 P16 AD10 GND_123 GND_174 AH16
C33 GND_25 GND_75 R17 AD12 GND_124 GND_175 BA1
C35 GND_26 GND_76 R9 AD14 GND_125 GND_176 AH18
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 2OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
U201-D
[17,33,51,52]
U201-H
[17,33,51,52] [17,33,51,52]
CONTROL
MIPI_CSI0_CLK_P [12]
D MIPI_CSI0_CLK_N [12]
AT2
AR3
MIPI_CSI0_DCLK_P [17,33,51,52] D
MIPI_CSI0_DCLK_M CONTROL
MIPI_CSI0_DATA0_P [12] AR1 V6 T2
MIPI_CSI0_DLN0_P [20] COEX_CLK WCSS_CXM_RFA_CMD_CLK RF_XO_CLK WLAN_5G_CLK_OUT [20]
MIPI_CSI0_DATA0_N [12] AP2 AJ37 U5
MIPI_CSI0_DLN0_M MIPI_DSI0_CLK_N MIPI_DSI0_CLK_N [12] [20] COEX_DATA WCSS_CXM_RFA_CMD_DATA
[12] R321
MIPI_CSI0_DATA1_P AN3 AH38 AY32
MIPI_CSI0_DLN1_P MIPI_DSI0_CLK_P MIPI_DSI0_CLK_P [12] QREFS_CXO_REXT 0201
MIPI_CSI0_DATA1_N [12] 3.01K
AM4 MIPI_CSI0_DLN1_M MIPI_DSI0_LN0_N AH36 MIPI_DSI0_LANE0_N [12] [20] WL_CMD_CLK_CH0 Y4 WCSS1_BBD_RFA_CMD_CLK
MIPI_CSI0_DATA2_P AM2 AG37 Y6
MIPI_CSI0_DLN2_P MIPI_DSI0_LN0_P MIPI_DSI0_LANE0_P [12] [20] WL_CMD_DATA_CH0 WCSS1_BBD_RFA_CMD_DATA
MIPI_CSI0_DATA2_N AL3 AF38
MIPI_CSI0_DLN2_M MIPI_DSI0_LN1_N MIPI_DSI0_LANE1_N [12]
MIPI_CSI0_DATA3_P AL1 AE39 W7
MIPI_CSI0_DLN3_P MIPI_DSI0_LN1_P MIPI_DSI0_LANE1_P [12] WCSS2_BBD_RFA_CMD_CLK
MIPI_CSI0_DATA3_N AK2 AE37 W5
MIPI_CSI0_DLN3_M MIPI_DSI0_LN2_N MIPI_DSI0_LANE2_N [12] WCSS2_BBD_RFA_CMD_DATA
MIPI_CSI1_CLK_P [12] AT4 MIPI_CSI1_DCLK_P MIPI_DSI0_LN2_P AD38 MIPI_DSI0_LANE2_P [12]
C U201-C C
[17,33,51,52]
[17,33,51,52]
CONTROL
AJ3 LPI_GPIO_0
TP11 R333
0201
100R AN39 GPIO_4 GPIO_61 N35 GPIO30_REAR_CAM_DVDD_EN[12] GPIO58 PM660 39 pin for Type C [14] LPI_SPI_1_MOSI AH2 LPI_GPIO_10
TP10 R334 100R AP38 Y40 CAM_AVDD_EN [12] AG1 LPI_GPIO_11
0201 GPIO_5 * GPIO_62 [14] LPI_SPI_1_MISO
[3,7,10] BLSP2_I2C_SDA AJ39 GPIO_6 * GPIO_63 N39 [20] SENS_RXD U3 LPI_GPIO_12
[14] BLSP_SPI3_MOSI V36 GPIO_8 * GPIO_65 AT12 SAR_CAP_RDY [18] For SAR_SENSOR W1 LPI_GPIO_14
W35 GPIO_9 GPIO_66 V40 TP_RESET_N [12] Y2 LPI_GPIO_15
[14] BLSP_SPI3_MISO * *
[14] BLSP_SPI3_CS_N W37 GPIO_10 * * GPIO_67 W39 TP_INT_N [12] AE3 LPI_GPIO_16
[14] BLSP_SPI3_CLK Y36 GPIO_11 * GPIO_68 P38 ACC_GYRO_INT1 [14] AF4 LPI_GPIO_17
[11] AUDIO_MI2S_SCK K40 GPIO_12 * GPIO_69 P40 ACC_GYRO_INT2 [14] [9] LPI_CDC_PDM_CLK AA7 LPI_GPIO_18
[11] AUDIO_MI2S_WS L39 GPIO_13 * * GPIO_70 R39 HALL_EINT_GPIO70 [13] [9] LPI_CDC_PDM_SYNC AA5 LPI_GPIO_19
[11] AUDIO_MI2S_D0 L41 GPIO_14 GPIO_71 R41 [14] [9] LPI_CDC_PDM_TX AB6 LPI_GPIO_20
* ALSP_INT_N
M40 GPIO_15 GPIO_72 T40 FP_INT_N_1 [14] [9] LPI_CDC_PDM_RX0 AC7 LPI_GPIO_21
[11] AUDIO_MI2S_D1 *
[20] RXD P6 GPIO_16 * GPIO_73 P36 AUDIO_INT [11] HSJ_US_EURO_SEL [9] LPI_CDC_PDM_RX0_DRE AC5 LPI_GPIO_22
[20] TXD R7 GPIO_17 * * GPIO_74 R35 ANT_CHECK [18] RF_ANT_CHECK [9] LPI_CDC_PDM_RX1 AD6 LPI_GPIO_23
[20] RTS P8 GPIO_18 GPIO_75 R37 [14] [9] LPI_CDC_PDM_RX1_DRE AD4 LPI_GPIO_24
* GPIO75_XSHUT_LASER
[20] N7 GPIO_19 GPIO_76 T36 GPIO76_INT_LASER [14] [9] LPI_CDC_PDM_RX2 AE5 LPI_GPIO_25
CTS *
[14] FP_SUB_RESET U35 GPIO_20 * GPIO_77 T38 AUDIO_PA_RST [11] AA3 LPI_GPIO_26
R305
0201
2.2K
R302
0201
2.2K
[12] CAM1_RST_N AT6 GPIO_47 GPIO_104 AV22 RFFE2_CLK
0201
2.2K
100K
*
R331
[19]
100K
0201
100K
0201
R304
0201
0201
0201
0201
R312
100K
R307
2.2K
R309
R311
2.2K
R313
[12] CAM2_RST_N AY12 GPIO_48 * * GPIO_105 AT22 PRX_TUNER_SW1 [13]
0201
2.2K
R308
AR7 GPIO_49 * GPIO_106 AU23 [13]
PRX_TUNER_SW2
GPIO_42
[12] CAM_AF_VDD_EN AW11 GPIO_50 * * GPIO_107 AR23 RFFE4_DATA [13] BLSP2_I2C_SDA [3,7,10] [3] ID0
GPIO_43
[3] ID1
AW7 GPIO_51 * GPIO_108 AT24 RFFE4_CLK [13] GPIO_44
[3] ID2
I2C_SENSORS_SDA [3,14,18] CCI_I2C_SDA0 [3,12] BLSP2_I2C_SCL [3,7,10] GPIO_40
[12] CAM3_RST_N AY10 GPIO_52 * * GPIO_109 AU25 RFFE5_DATA[16,18]
[3] GPIO40_ID3
[12] LCD_RESET Y38 GPIO_53 GPIO_110 AV26 RFFE5_CLK [16,18] CCI_I2C_SCL0 [3,12]
I2C_SENSORS_SCL [3,14,18]
100K
0201
0201
100K
R314
J35 AT26
R315
R316
100K
0201
[13] SD_CARD_DET_N GPIO_54 * * GPIO_111 PRX_TUNER_SW3 [13]
R332
100K
0201
[12] LDM_ID1 AW31 GPIO_55 GPIO_112 AU27
*
LNA_PRX_B41_EN [18] SMB I2C
AW33 AM40
[12] GPIO56_CAM_IOVDD_EN GPIO_56 * * GPIO_113 sensor I2C camera I2C
VREG_L11A_1P8
VREG_L13A_1P8
VREG_L11A_1P8
R325
A A
0201
2.2K
R326
2.2K
0201
R301
0201
2.2K
R310
0201
2.2K
R303
2.2K
0201
0201
R306
2.2K
I2C_TP_SDA [3,12]
BLSP_I2C_SDA_6 [3,11]
CCI_I2C_SDA1 [3,12,14] I2C_TP_SCL [3,12]
BLSP_I2C_SCL_6 [3,11]
CCI_I2C_SCL1 [3,12,14]
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 3OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
U201-E
[17,33,51,52]
[17,33,51,52]
CONTROL
VREG_S6A AM12 VDD_MODEM_1 VDD_QFPROM_PRG AC35 VREG_L10A_1P8
100nF 100nF
AB22 VDD_MEM_1 VDD_APC1_1 AD30
T16 VDD_MEM_14
V16 VDD_MEM_15
VDD_APC_SILVER Capacitors
Y16 VDD_MEM_16 VDD_APC0_1 AM20 VREG_S1A_0P87
Y18 VDD_MEM_17 VDD_APC0_2 AM22 C458 C429 C428 C426 C493 C425 C496 C424 C1 C4405
C408 C427 C4403
AB18 AP20 VSNS_S1A_P [6]
VDD_MEM_18 VDD_APC0_3 100nF 68nF 1.0uF 100nF 100nF NC 1.0uF 1.0uF
470nF 68nF 22uF 22uF 1.0uF
VDD_APC0_4 AK20
VSNS_S1A_M [6]
VREG_L10B_0P915 Y10 VDD_LPI_MEM_1 VDD_APC0_5 AK22
1.0uF 1.0uF Y12 VDD_LPI_MEM_2 VDD_APC0_6 AP22
C406 C453
C C
U201-G
U201-F
[17,33,51,52]
[17,33,51,52]
[17,33,51,52]
[17,33,51,52]
CONTROL
CONTROL
VDD_PLL1_1 AH22 VREG_S5B_0P915
VREG_S3B_S4B L17 VDD_CORE_1 VDD_P1 H24 VREG_S1B_1P125
VDD_PLL1_2 AH26
T24 VDD_CORE_2
VREG_L10A_1P8 AN27 VDDA_APC1_CS_1P8
T26 VDD_CORE_3 VDD_P2 K34 VREG_L2B_SDC2
C4407 C4408 C443
C495 C440 C450 C451 C445 C442 C441 C494
C446 N17
SG1108 C444 VDD_CORE_4 1.0uF
[9] VSNS_S3B_S4B_P 1.0uF 1.0uF 1.0uF
1.0uF 1.0uF 1.0uF 22uF 100nF N19 1.0uF
22uF 22uF 22uF 1.0uF VDD_CORE_5
100nF C478 AM16
P28 C479 VDD_QLINK_1 VREG_L1B_0P925
VDD_CORE_6
SG1107 H10 AK16
[9] VSNS_S3B_S4B_M P22 VREG_S5B_0P915 VDD_EBI_PHY_1 VDD_QLINK_2
VDD_CORE_7
H14 VDD_EBI_PHY_2
P24 VDD_CORE_8 VDD_P3_1 AD8 VREG_L13A_1P8 C463 C464
H16 VDD_EBI_PHY_3 VDD_UFS_1P8 K24
T32 VDD_CORE_9 VDD_P3_10 K32 1.0uF 1.0uF
1.0uF 1.0uF 1.0uF 1.0uF 1.0uF K10 VDD_EBI_PHY_4
T28 VDD_CORE_10 VDD_P3_2 AF8 1.0uF 1.0uF
C475 VDD_UFS_CORE H26
T30 AP8 C476 C477 C474 C483
VDD_CORE_11 VDD_P3_3 C481 C482
VREG_L1B_0P925 H28 VDD_EBI_PHY_LV
M18 VDD_CORE_12 VDD_P3_4 AP36
VREG_L1A_1P225 K26 VDD_EBI_PHY_HV VDD_USB_SS_1P8 AP26 VREG_L10A_1P8
P30 VDD_CORE_13 VDD_P3_5 V34
B VREG_L9B_0P87
VDD_SSC_CX Capacitors AB10 VDD_LPI_CORE_1 VDD_P5 AR17 VSIM1
K16 VDD_EBI_PHY_8 B
1.0uF VDD_USB1_HS_3P1 AT34 VREG_L7B_3P125
2.2uF AB12 VDD_LPI_CORE_2
2.2uF
VDD_USB2_HS_3P1 AF36
C452 C485 1.0uF
C449 L25
AR15 VREG_L10A_1P8 VDD_PLL2_1
VDD_P6 VSIM2 C488
AB14 VDD_PLL2_2 VDD_WCSS_ADC_DAC_1 K8 VREG_L6A_1P3
P10 VDD_WCSS_1
1.0uF L7
T10 VDD_WCSS_2 VDD_(SERDES_1P2) Capacitors VDD_WCSS_ADC_DAC_2
VREG_L5A_0P848 VDD_WCSS Capacitors V10 VDD_WCSS_3 If SDC1(eMMC) not used, connect to GND VDD_P7 H34
C484
VREG_L13A_1P8
VREG_L1A_1P225 AE11 VDD_MIPI_CSI_1P2_1
100nF
NC
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 4OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
X501
2 THRMSTR_GND
4 U501-D U501-G P-type are psuedo-capless, cap can be at load.
THRMSTR
CAD NOTE: C529 near to PIN# 165 & C531 near to PIN# 214 Regulators used internal to PMIC need cap at PMIC.
N-type > N300 need cap at PMIC
VERG_L1A,L2A,L3A,L4A,L5A,L6A and L7A are either N1200 or N600 which needs to be local;
D [5] XOADC_GND
3 H2 H1 1
D
1.0uF
C501
VREG_L10A and VERG_L13A are also used for PMIC internal regulators, need 0.1uF local though pseudo-capless;
1nF 600mA 1.232 DSI-CSI
OW38477001
104 GND_WLP_TST AVDD_BYP 173 Dedicated to main GND plane [5,8,9] VREG_S2B 165 VDD_L2_3 VREG_L1 205 VREG_L1A_1P225 [4]
C510 149 1200mA 1 SDR660 1.0V analog
TEST_EN_VPP VREG_L2 187
C529 VREG_L2A_1P0 [15]
[5] PM_XO_THERM
210 XTAL_IN VPH_PWR_1 130 VPH_PWR 176 600mA 1 SDR660 1.0V digital
1.0uF VREG_L3 VREG_L3A_1P0 [15]
1.0uF
[8] FAULT_N FAULT_N 181
C502
VREG_L14 VREG_L14A_1P8 [3,14]
211 150mA
TP16 VREG_XO VREG_L15 110 VSIM1 [4,13]
4.7uF
C520
4.7uF
C522
[5,6,9] 189 200 C509
4.7uF
C514
VREG_S4A VDD_XO_RFCLK VREG_RF_CLK
C511
2.2uF
4.7uF 1.0uF 1.0uF
C513
[11,16,17,45] 1.0uF
2.2uF
212 1.0uF 4.7uF
2.2uF
1.0uF
C521
GND_RF HK 1.0uF
C512
2.2uF
C523 1.0uF 1.0uF C527
C515 100nF 1.0uF C519
[20] RF_CLK1 146 C516 C526 C528
RF_CLK1 CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT TO ANY OTHER GND C518
C524
C525 C517 NC
[15] RF_CLK2 168 RF_CLK2 GND_XO_ISO 188 NC NC
C503
100nF
[2,7] LNBBCLK1_EN 158 BB_CLK1_EN GND_REF 169
136 BB_CLK2 NOTE: GND_REF must connect to main GND plane using dedicated via near the PMIC ball
CAD NOTE: REF_BYP and REF_GND should be routed away from noisy traces
137 BB_CLK3
115 100nF
GND_PD_PHY
C507
[11,16,17,45]
HK
VPH_PWR
100K/1%_NTC
2
100K/1%_NTC
U501-E
2
RT501
100K/1%_NTC
RT502
2
RT503
0201
R508
NC
1
OPTION1 [5] [5] OPTION1 8 170
GPIO_1 NC_2
GPIO_2 NC_1
0201
R509
52 GPIO_11
62 GPIO_12
117 GPIO_13
[11,16,17,45]
B HK
B
VPH_PWR
U501-C
0201
R501
NC
100K
[3] SDM_HAPT_PWM 0201 50 HAP_PWM_IN
R506
UUSB_TYPEC [5] VSW_HAP_P 18 VSW_MOTO_P [13]
1M
R505
0201
22nF
C505
R510
0201
10uF 10uF
U501-B
C504 C532
28 PGND_HAP
83 GND_1 GND_CHG_1 58
93 GND_2 GND_CHG_2 69
94 GND_3 GND_CHG_3 70
105 82 84 GND_HAP
GND_4 GND_CHG_4
106 GND_5
[11,16,17,45]
114 GND_6 HK
116 GND_7
125 GND_8
126 GND_9
127 GND_10
135 GND_11
138 GND_12
[11,16,17,45]
HK
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 5OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
U501-F
D D
VPH_PWR BULK CAPS. DISTRIBUTE THESE ALL OVER U501
65 96 U501-A
VDD_S1_1 VREG_S1 VSNS_S1A_P [4]
VPH_PWR
USB_IN_MID
66 [7]
VDD_S1_2
10uF 10uF 10uF_NC 1.0uF
10uF 10uF_NC
C610 C611 C613 C616 L601
C612 C614
VSW_S1_1 75 [4]
VREG_S1A_0P87 78 56
[6,7,13] USB_VBUS USB_IN_1 USB_IN_MID_1
0.47uH
VSW_S1_2 76 79 57
C617 USB_IN_2 USB_IN_MID_2
86 GND_S1_1 VSW_S1_3 77 88 67
4.7uF_25V USB_IN_3 USB_IN_MID_3
87 GND_S1_2 89 68
USB_IN_4 USB_IN_MID_4
[6] CHG_GND
4.7uF_25V
C618
VREF_NEG_S1 107
25V
VSNS_S1A_M [4]
CHG_GND [6]
Dedicated to main GND plane 17 VCONN_IN BOOT_CAP 36
VPH_PWR
2.2uF 61 C623
VCONN_EN
16V
33 VDD_S2_1 VREG_S2 95 C627 27nF
55 VDD_S2_2 5 34
[13] USB_CC1 CC1_ID VSW_CHG_1
1.0uF
[13] USB_CC2 27 CC2 VSW_CHG_2 35
C602 L602
VSW_S2_1 11 VREG_S2A_S3A_0P87 39 45
[3] USB_PHY_PS CC_OUT VSW_CHG_3
0.47uH
L607
VSW_S2_2 22 46
VSW_CHG_4 VPH_PWR
1.0uH
10 GND_S2_1 VSW_S2_3 44 90
[7] STAT_CHG STAT_CHG C624 10uF 10uF
32 GND_S2_2 VSW_S2_4 54
33pF C619 C628 T601
PGND_CHG_1 12
C625 C626
92 WIPWR_RECHG PGND_CHG_2 13
220pF 220pF
VREF_NEG_S2 85 VSNS_GOLD_APC_M [4] 91 23
WIPWR_CHG_OK PGND_CHG_3
42 VDD_S3_3 1 3
1.0uF LDO_CTRL_1 VPH_PWR1
VSW_S3_2 31 37
VPH_PWR4
21 VDD_S3_2 VSW_S3_3 53 99 47
DC_EN VPH_PWR5
43 VDD_S3_4 80 DC_SNS
C 100 USB_EN C
VREF_NEG_S3 73 101 4
[6,7,13] USB_VBUS USB_SNS VBATT_PWR_1 VBATT [7,13]
VBATT_PWR_2 16 10uF
207 GND_S4_2
100nF
C621
[7] SMB_VCHG_P 155 112 GND_FG [6]
ISNS_SMB_M VARB
1.0uF
ISNS_SMB_P
C622
Dedicated to main GND plane REF_GND_FG [6]
VREG_FG 123
<Need check ag>
[13] BATT_ID 113 BATT_ID
131 VDD_S5_1 VREG_S5 162 14
BOOT_PWR BOOT_PWR [7]
4.7uF
C601
Note:R1804 should the value of RT1801 at 45¡ã degree
REF_GND_CHG 59
1.0uF L605
142 R602
VSW_S5_1 VREG_S5A [5,12] 0201 177
C607
1uH
[6] AUX_THERM_BIAS
R605
AUX_THERM Dedicated to main GND plane
33.2K
68K/1%_NTC
VSW_S5_2 153 22uF 22uF VREG_L13A_1P8 0201
RT601
NC
163 Dedicated to main GND plane
GND_S5_1 C608 C609 [8] BA_N 157 BA_N
164 GND_S5_2
Dedicated to main GND plane
[6] GND_FG 134 GND_FG
124 GND_PSUB_FG
120 VDD_S6 VREG_S6 119 VREG_S6A_FB [4]
[11,16,17,45]
HK
1.0uF
C615 L606
VSW_S6_1 98 VREG_S6A [4]
1uH
97 GND_S6 VSW_S6_2 109
B [11,16,17,45]
B
HK
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 6OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
U711
SMB1355
C718 4 VIN_2
C711
16V 4.7uF
33pF 5 VIN_3
C712
6
16V
VIN_4 27nF
L711
SW_1 9
1.0uH
SW_2 10
10uF 10uF
SW_4 12
10K
C [2,3,4,5,6,8,9,10,11,13,14,15,16,18,19,20] VREG_L13A_1P8 0201
R711 PGND_1 15 C
[3] SMB_STAT 8 STAT PGND_2 16
PGND_3 17
PGND_4 18
1 BIAS
0201
R712
20K
[13] TYPE_C_NTC 7 TSKIN VSYS_1 31
100K_NC
VSYS_2 32
R713
0201
33
10V C714 VSYS_3
13 VAACAP VSYS_4 34
100nF
36 GND2
100K
[6] BOOT_PWR 0201
CHGOUT_1 25 VBATT [6,13]
R714
CHGOUT_4 28
35 SHDN
[2,5] LNBBCLK1_EN
[3,10] 23
BLSP2_I2C_SCL SCL
1.0uF
[3,10] BLSP2_I2C_SDA 29 SDA VDDCAP 24
C717
SMB1355
B B
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 7OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
VPH_PWR
10K_NC
R801
0201
OPTION2 needed to be pulled high for Track3
OPTION2 [8]
10K_NC
R802
0201
U801-D
U801-C
D 82 CMN_GND_1 D
84 CMN_GND_2
85 CMN_GND_3
R803
0201
[3,5] 125
NC
GPIO_09 189 WCSS_VCTRL Remove for LP4x CMN_GND_12
88 NC1 REF_BYP 60
99 NC2 100nF
87 NC3 C805
REF_GND: Dedicated to main gnd plane right under PMIC pin
92 NC4 or as close to the pin as possible.
AVDD_BYP 48
[11,14,17,30,32,33,39,43,44,45,49,51,52] 1.0uF
BUCK-BOOST_FLASH
C806
U801-A
17 VDD_BOB_1 VSW_BCK_BOB_1 7
VPH_PWR
L801
39 VDD_BOB_2 VSW_BCK_BOB_2 18
1.0uF 0.47uH
VSW_BCK_BOB_3 29
C801
53 GND_PSUB_BOB
VREG_L6 52 VREG_L6B_3P3
VREG_BOB_SNS 41
C810
4.7uF
C815
4.7uF
C809
C816
4.7uF
2.2uF
[5,9] VREG_S2B 3 VDD_L1_9_10
26 VDD_FLASH_2 1.0uF 1.0uF
C813
4.7uF
1.0uF 1.0uF
FLASH_LED1 5 FLASH_LED1 [12] 1.0uF C812 1.0uF C811
2.2uF [11,14,17,30,32,33,39,43,44,45,49,51,52]
C808 C817
BUCK-BOOST_FLASH NC 100nF
C818 NC C814
C807
27 GND_FLASH_1 FLASH_LED2 15 FLASH_LED2 [12]
38 GND_FLASH_2
B FLASH_LED3 37 FLASH_LED3 B
RGB_BLU 72
RGB_GRN 50
[11,14,17,30,32,33,39,43,44,45,49,51,52]
BUCK-BOOST_FLASH
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 8OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
U801-E
D U801-G
D
D901 change to LMBR4010H3T5G 0929
D901 C929 must place close to PMIC VPH_PWR 156 VDD_S1_1 VFB_S1 135 VSNS_S1B_P [10]
PGND_WLED [9]
24 VDD_S2_2
1.0uF
86 C914
CABC LCM_PWM_CABC [12]
L902
VSW_S2_1 1 VREG_S2B [5,8]
0.47uH
VSW_S2_2 12
11 55 L907 4.7uH
VPH_PWR VDD_DISP_1 VSW_DISP VPH_PWR
23 GND_S2_1 VSW_S2_3 34
C933 22uF 22uF NC
21 VDD_DISP_2
45 GND_S2_2 C924 C925 C942
1.0uF 10uF
100K
C926 0201 77 65
DISP_HW_EN LCD_BL_EN VDISP_FB
R908 Dedicated to main GND plane VREF_NEG_S2 59
VDSIP_FB: STAR ROUTE TO O/P CAP
76 GND_VDISP_P
Dedicated to main GND plane C916 L903
VSW_S3_1 56 VREG_S3B_S4B [4]
0.47uH
VSW_S3_2 57
VDISP_M_OUT_1 10 VDISP_M_OUT [12]
Dedicated to main GND plane 46 GND_S3_1 VSW_S3_3 69
10uF 10uF
47 GND_S3_2
C935 C931
VREF_NEG_S3 81
54
C GND_DISP_M
C
C938 Dedicated to main GND plane
VDISP_CAP1 43
10uF Dedicated to main GND plane
100 VDD_S4_1 VFB_S4 114
32 VPH_PWR
VDISP_CAP2
C938 SHOULD BE CLOSE TO PINS AS POSSIBLE 101 VDD_S4_2
VSW_S4_3 91
78 GND_S4_1
C901 1.0uF
187 VDD_S5_3
100nF C918 L905
VSW_S5_1 164 VREG_S5B_0P915 [4]
193 149 C902
CDC_SPKDRV_P CDC_VDDIO 0.47uH
1.0uF VSW_S5_2 165
183 CDC_SPKDRV_M
VSW_S5_3 175
CDC_VDD_PA 169
153 GND_S5_1
154 GND_S5_2
[13] CDC_IN1_P 137 185 VREG_S4A [5,6]
CDC_IN1_P CDC_VDD_CP
VREF_NEG_S5 132 VSNS_S5B_M [4]
[13] CDC_IN1_M 126 C903
CDC_IN1_M
C940 C941
[11] CDC_EAR_P 181 CDC_EAR_P
100nF 100nF
10uF
Dedicated to main GND plane CDC_BOOST_SW 174 10uF 10uF_NC 10uF_NC
10uF
C920 C922
C923 C939
B [3] LPI_CDC_PDM_CLK 140 CDC_PDM_CLK CDC_BOOST_SNS 162
C921 B
[3] LPI_CDC_PDM_SYNC 161 CDC_PDM_SYNC
CDC_GND_SPKDRV_2 172
CDC_GND_BOOST_2 196
B901
180 CDC_PA_VNEG CDC_NC 170
1.0uF
C912 [11,14,17,30,32,33,39,43,44,45,49,51,52]
10V 10V
BUCK-BOOST_FLASH
2.2uF
C911
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 9OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
U1001-C
[2] AA16
DDR_RESET_N RST_N_2
R1001
D [2,10] DDR_VDDQ 0201
240R/1%
B16
ZQ0 D
R1002
C16
0201 ZQ1
240R/1%
[2] E15
EBI0_CA0_CS_0 CS0_A
[2] F15 A3
EBI0_CA0_CS_1 CS1_A DQ0_A EBI0_DQ_0 [2]
H14
CS2_A B3 EBI0_DQ_1 [2]
DQ1_A
TP7
NC
M3 DQ7_A
VSF1 [4,9,10] VREG_S1B_1P125 J13
N3 A1 ODT_A K5 EBI0_DQ_8 [2]
VSF2 DNU_1 DQ8_A
[2] RESOUT_N N9 M4 A2 [2] EBI0_DQS_T_0 C9
RST_N_1 VSF3 DNU_2 DQS0_T_A K6 EBI0_DQ_9 [2]
DQ9_A
N4 [2] EBI0_DQS_T_1 K9
[2] SDC1_CMD M9 VSF4 DQS1_D_A K3 EBI0_DQ_10 [2]
CMD A17 DQ10_A
M5 DNU_3
VSF5 [2] D9 J3
[2] P12 EBI0_DQS_C_0 DQS0_C_A DQ11_A EBI0_DQ_11 [2]
SDC1_CLK CLKM N5 A18
VSF6 DNU_4 [2] J9
EBI0_DQS_C_1 DQS1_C_A J7 EBI0_DQ_12 [2]
M6 DQ12_A
M12 VSF7 B1
[2] SDC1_RCLK DS DNU_5 G3 EBI0_DQ_13 [2]
N6
TP46
VSF8 DQ13_A
NC
B18 [2] EBI0_CA0_CA_0 G14
M7 DNU_6 CA0_A H6 EBI0_DQ_14 [2]
P16 VSF9 [2] F13 DQ14_A
[2] SDC1_DATA_0 DAT0 AC1 EBI0_CA0_CA_1 CA1_A
M15 DNU_7 H8 EBI0_DQ_15 [2]
[2] SDC1_DATA_1 DAT1 [2] EBI0_CA0_CA_2 C13 DQ15_A
CA2_A
AC18
[2] SDC1_DATA_2 N13 DNU_8 [2] D13
****DATA0 need TEST POINT P15
DAT2 D16
NC_1
AD1 [2]
EBI0_CA0_CA_3
E13
CA3_A
[2] SDC1_DATA_3 DAT3 DNU_9 EBI0_CA0_CA_4 CA4_A
K17
[2] SDC1_DATA_4 M16 NC_2 AD2 [2] EBI0_CA0_CA_5 C15
DAT4 DNU_10 CA5_A
[2] SDC1_DATA_5 N14 N7
DAT5 NC_3 AD17
DNU_11
[2] SDC1_DATA_6 L14 T17
DAT6 NC_4 D5
AD18 [2] EBI0_DMI_0 DMI0_A
[2] SDC1_DATA_7 L13 DNU_12
DAT7 AB16 H3
NC_5 [2] EBI0_DMI_1 DMI1_A
AC16
NC_6
LDDR4_254BALL_FBGA LDDR4_254BALL_FBGA
LDDR4_254BALL_FBGA
C C
U1001-F
U1001-D
U1001-E G13
VSS_18
K13 G15
VSSM_1 VSS_19
K14 H4
VSSM_2
C1016
Y15 VSS_20
1.0uF
[2] EBI1_CA0_CS_0 CS0_B K16
VSSM_3 H7
[2] EBI1_CA0_CS_1 W15 VSS_21
CS1_B L17 L12
VDDI VSSM_4 H13
U14 VSS_22
CS2_B L15
VSSM_5 H15
VSS_23
L16 J6
U16 M17 VSSM_6 VSS_24
[2] EBI1_CA0_CK_T CLK_T_B VREG_L4B_2P95 VCC_1
A4 M8 K4
V16 AD3 EBI1_DQ_0 [2] N17 VDD1_1 VREG_L13A_1P8 VSSM_7 VSS_25
[2] EBI1_CA0_CK_C CLK_C_B DQ0_B VCC_2
A9 M13
DQ1_B
AC3 EBI1_DQ_1 [2] C1013 C10181.0uF P17
VCC_3 VDD1_2 VSSM_8 VSS_26
K7
[2] EBI1_CA0_CKE_0 Y16 A15 C1026 C1027 C1010 C1011 M14 K8
CKE0_B AB3 EBI1_DQ_2 [2] VDD1_3 VSSM_9 VSS_27
W16
DQ2_B 2.2uF 2.2uFC1020 A16 N8
[2] EBI1_CA0_CKE_1 CKE1_B AA3 EBI1_DQ_3 [2] VDD1_4 1.0uF VSSM_10 R4
DQ3_B 1.0uF 1.0uF 1.0uF VSS_28
T14 B15 N12 R7
CKE2_B AC7 EBI1_DQ_4 [2] VDD1_5 VSSM_11 VSS_29
DQ4_B
AC15 N15 R8
AB6 EBI1_DQ_5 [2] VDD1_6 VSSM_12 VSS_30
DQ5_B
T13 AD4 N16 T6
[4,9,10] VREG_S1B_1P125 ODT_B AA7 EBI1_DQ_6 [2] VDD1_7 VSSM_13 VSS_31
DQ6_B
VREG_L8A_1P8 J15 AD9 P13 U4
AB8 EBI1_DQ_7 [2] VCCQ_1 VDD1_8 VSSM_14 VSS_32
DQ7_B
J16 AD15 P14 U7
R5 EBI1_DQ_8 [2] VCCQ_2 VDD1_9 VSSM_15 VSS_33
[2] AB9 DQ8_B
EBI1_DQS_T_0 DQS0_T_B J17 AD16 R15 U13
R6 EBI1_DQ_9 [2] C1015 C1014 VCCQ_3 VDD1_10 VSSM_16 VSS_34
R9 DQ9_B C1021
[2] EBI1_DQS_T_1 DQS1_T_B K15 R16 U15
R3 EBI1_DQ_10 [2] VCCQ_4 VSSM_17 VSS_35
DQ10_B 2.2uF 2.2uF 100nF R13 R17 V4
[2] AA9 T3 EBI1_DQ_11 [2] VCCQ_5 VSSM_18 VSS_36
EBI1_DQS_C_0 DQS0_C_B DQ11_B
R14 V5
[2] T9 T7 EBI1_DQ_12 [2] VCCQ_6 A5 VSS_37
EBI1_DQS_C_1 DQS1_C_B DQ12_B VDD2_1 VREG_S1B_1P125
T15 V6
V3 EBI1_DQ_13 [2] VCCQ_7 A8 VSS_38
DQ13_B VDD2_2 B4
INSTALL R536 & DNI R535 for LP4
T16 VSS_1 V13
[2] EBI1_CA0_CA_0 V14 U6 EBI1_DQ_14 [2] VCCQ_8 B9 VSS_39
CA0_B DQ14_B INSTALL R535 & DNI R536 for LP4x
VDD2_3 B6
VSS_2 V15
[2] EBI1_CA0_CA_1 W13 U8 EBI1_DQ_15 [2] B13 VSS_40
CA1_B DQ15_B VDD2_4 [9] B8
R1004 C1025 C1024 C1006 C1023 C1007 C1005 VSNS_S1B_P VSS_3
[2] EBI1_CA0_CA_2 AB13 B14 C1004 W14
CA2_B A6 VDD2_5 C4 VSS_41
VREG_LP4X_0P6 0402 VDDQ_1 VSS_4
[2] EBI1_CA0_CA_3 AA13 G7 4.7uF 4.7uF Y14
CA3_B 0R A7 VDD2_6 1.0uF 1.0uF 1.0uF C5 VSS_42
VDDQ_2 22uF 22uF VSS_5
[2] EBI1_CA0_CA_4 Y13 G8 AA4
B [2] EBI1_CA0_CA_5 AB15
CA4_B
CA5_B VREG_S1B_1P125 R1005
C1031 C1030
C1028 C1029 C1009 C1008
A13
A14
VDDQ_3 VDD2_7
VDD2_8
G9
C7
C14
VSS_6
VSS_43
VSS_44
AA6 B
VDDQ_4 VSS_7
2.2uF 2.2uF 1.0uF 1.0uF K2 VSNS_S1B_M [9] AA8
B5 VDD2_9 D4 VSS_45
22uF 22uF VDDQ_5 VSS_8
L7 AA14
H5 VDD2_10 D6 VSS_46
AA5 [2,10] VDDQ_6 VSS_9
[2] EBI1_DMI_0 DMI0_B DDR_VDDQ L8 AA15
H9 VDD2_11 D8 VSS_47
U3 VDDQ_7 VSS_10
[2] EBI1_DMI_1 DMI1_B L9 AB4
J4 VDD2_12 D14 VSS_48
R1003 0R VDDQ_8 VSS_11
[10] VSNS_DDR_VDDQ 0201 P7 AB5
LDDR4_254BALL_FBGA J5 VDD2_13 D15 VSS_49
VDDQ_9 VSS_12
P8 AB7
J8 VDD2_14 E14 VSS_50
VDDQ_10 VSS_13
P9 AB14
T4 VDD2_15 F14 VSS_51
VDDQ_11 VSS_14
R2 AC4
R1003 should be 1 ohm T5
VDDQ_12 VDD2_16
V7
G4
VSS_15
VSS_52
AC6
T8 VDD2_17 G5 VSS_53
VDDQ_13 VSS_16
V8 AC8
U5 VDD2_18 G6 VSS_54
VDDQ_14 VSS_17
U9 V9
VDDQ_15 VDD2_19
AC5 AC9
VDDQ_16 VDD2_20
AD6 AC13
VDDQ_17 VDD2_21 LDDR4_254BALL_FBGA
AD7 AC14
VDDQ_18 VDD2_22
AD13 AD5
VDDQ_19 VDD2_23
AD14 AD8
VDDQ_20 VDD2_24
LDDR4_254BALL_FBGA
Note: 23-2
U1002
WLCSP15/P0.4/B0.2/FAN53526
L1001
A1 A2 >=30mil
VPH_PWR VIN SW VREG_LP4X_0P6
0.47uH
B1 VIN SW B2
C1001 C1003
C1 VIN VOUT E3
VSNS_DDR_VDDQ [10]
4.7uF 4.7uF
VSNS_VDDIO_EBIX [4]
[10] DBU1_PGND
PGND C2
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 10
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
Earphone Audio
Sub MIC
MIC_BIAS1
nokia,L-R-MIC-GND
default Iphone,L-R-GND-MIC
MIC101
B1102
1 [9]
OUT CDC_IN3_P
5 180nH
POWER B1101
C1102
2 180nH
GND
3
GND 100pF
4
GND B1103
CDC_IN3_M [9]
180nH
AM0502B-NE381-X01
C1103 C1104 T1102 T1107 Note: Ferrite beads and their corresponding bypass capacitors on
B1106
180nH
C1101
33pF 33pF on CDC_HPH_L_P, CDC_HPH_L_M and CDC_HPH_REF
100nF
are needed to reduce noise generated by audio/FM concurrency
T1111
1 2
NC
C2416
close to connector
R2410 10K HS_DET
[9] CDC_HS_DET 0201
GND 2 GND
10R B2401
[9] CDC_HPH_R
R1124
0402
BLM15HD182SN1D
HPH_R
3 RIGHT
4 LEFT
[9] R2401 2.2K
MIC_BIAS2 0201
R1123 10R BLM15HD182SN1D B2402 HPH_L 5 SW(DETCT)
[9] CDC_HPH_L 0402
10R BLM15HD102SN1D B2403
[9] CDC_MIC2_P
R1125
0402
MIC_IN
6 HD(NA)
C2403 1 MIC
FV2406
33pF
EAR_C-AJR8W-00-03
C Single via to C
Smart PA GND plane J1101
2
2
FV2404 FV2405
NC
C2408
C2410
C2409
FV2407
C <= 1pF
0201
NC NC NC NC
TP26 TP27 TP28 TP29
33pF
33pF
1nF
R2403
1
1
FM_EARPHONE_ANT [21]
NC
C2417 4.7nF
BLM15HD182SN1D
GND
B2407
L2442
[3,11] AUDIO_MI2S_SCK
[3,11] AUDIO_MI2S_WS
[3,11] AUDIO_MI2S_D0
BLM15HD182SN1D B2408
[3,11] AUDIO_MI2S_D1 CDC_HPH_REF [9]
100nF
C1170
U1160
VPH_PWR Note: Place B202,B203,C216,C217 close to headset jack connector
LX1
A1
L1160 1uH Note: For Cable detection
F1 B2
MLK/PDMRXCLK LX2
F5 A2 10uF 10uF
ICC/PDMTXCLK LX3
E3 B1 C1161
PDMRXDAT LX4
C1169 C1160
A5 100nF
[3,11] AUDIO_MI2S_D1 E2 OUTP1 SPKR_M [11]
DOUT/PDMTXDAT
E1 OUTP2
A6 PGND [11]
[3,11] AUDIO_MI2S_SCK BCLK D5
OUTN1 SPKR_P [11]
F2 D6
[3,11] AUDIO_MI2S_WS CRCLK OUTN2
D2
[3,11] AUDIO_MI2S_D0 DIN
B6 VSENSE_M [13]
VSNSP R1113 0R
F6 C6 [11] SPKR_M SPKR_OUT_M
RST VSNSN VSENSE_P [13] 0603 [13]
[3] AUDIO_PA_RST 0R_NC 100pF
E6 R1112
IRQ 0201
[3] AUDIO_INT R1164 10K C1
VREG_L13A_1P8 0201 VBAT
R1111 0R_NC C1168
[3] BLSP_I2C_SCL_6 E4 E5 0201
SCL ADDR R1114 0R
F4 [11] SPKR_P SPKR_OUT_P
[3] BLSP_I2C_SDA_6 SDA D3 0603 [13]
GND1
D4 VREG_L13A_1P8
GND2
A3 D1 C1163 1.0uF
PGND1 VREFC
C2
PGND2 C2:ADDR2
F3
C4 DVDD 47pF
PGND3
B3 47pF
PGND4 A4 C1164
C3 PVDD1
PGND5 B4 25V
[11] PGND C5 PVDD2 C1124
PGND6 B5 100nF C1123
PVDD3
C1166
C1165
MAX98927EWX C1167
100nF_25V_0201
10uF
10uF
PGND
[11]
B B
REC
1
J1104
1
J1103 ANT_CC0043-0054A
ANT_CC0043-0054A
B1104
CDC_EAR_M [9]
C1111
100pF
B1105
CDC_EAR_P [9]
T1103 T1104
C1112 C1113
33pF 33pF
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 11
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
VREG_L11A_1P8
[12] VCM_AF_AVDD_2P8
R1223 NC
0201
41
42
C1203 J1205
25
26
D J1201
1 40 D
33
34
1.0uF J1202 1K 2 39
[3,12] TP_INT_N 0201 VDISP_M_OUT [9]
1 24 1-AFVDD 1 30 30-GND R1248 3 38
1 30
2 23 2-AFGND 2 29 29-MDN0
CAM_D0N-A-2 4 37
[3] CAM_MCLK0 CAM_D1N-A [12] 2 30 [12] [9]
3 22 3-MCLK 3 28 28-MDP0
CAM_D0P-A-2 [3] I2C_TP_SDA VDISP_P_OUT
CAM_D1P-A [12] [3] CAM_MCLK2 3 28 [12]
B1203 4 21 4-GND 4 27 27-GND 5 36
[12] CAM_AVDD_2P8_2 4 27 [3] I2C_TP_SCL
5 20 5-AVDD 2.8 5 26 26-CLKN
CAM_CLKN-A-2 [12] 1K
CAM_CLKN-A [12] 5 26 6 35
6 19 [12] 6-AVDD 1.8V 6 25 25-CLKP
CAM_CLKP-A-2 [12] [3,12] TP_RESET_N 0201 TDN3_LCM [12]
[3] CAM2_RST_N R1251 CAM_CLKP-A 6 25
7 18 7-AGND 7 24 24-GND R1249 7 34
[12] DUALCAM_XVS 0201 7 24 TDP3_LCM [12]
8 17 [12] DUALCAM_XVS 8-VSYNC 8 23 23-MDN1
CAM_D1N-A-2 [12]
[3] CCI_I2C_SCL0 0R CAM_D0N-A [12] 8 23 8 33
9 16 9-RST 9 22 22-MDP1
[12] VREG_L11A_1P8
CAM_D0P-A [12] [3] CAM3_RST_N 9 22 CAM_D1P-A-2
BTB-40F_5052704010
[3] CCI_I2C_SDA0 10 15 10-SCL 10 21 21-GND
[3,12,14] CCI_I2C_SCL1 10 21 9 32 [12]
11 14 11-SDA 11 20 20-MDN2
CAM_D2N-A-2 TDN0_LCM
[12] CAM_DVDD_1.05 0201 VREG_L11A_1P8 [3,5,12] [3,12,14] CCI_I2C_SDA1 11 20 [12] R1247
12 13 12-GND 12 19 19-MDP2
CAM_D2P-A-2 [12] [3,12] 10 31 [12]
0R R1208 12 19 LCD_TE 0201 R1246 TDP0_LCM
13-DVDD 13 18 18-GND
[12] CAM_DVDD_1.2 13 18 1K 1K 11 30
C1229 14-DVDD 14 17 17-MDN3
CAM_D3N-A-2 [12] [3,12] LCD_RESET 0201
[12] F_CAM_DVDD_1.2V 14 17
[3,5,12] 15-DOVDD 15 16 16-MDP3
CAM_D3P-A-2 [12] 12 29
C1226 C1228 C1227 VREG_L11A_1P8 15 16 [9] LCM_PWM_CABC TCN_LCM [12]
1.0uF NTC for BL LED thermal detect LDM_IDO
1K
0201
13 28
TCP_LCM [12]
31
32
[3]
27
28
10uF 1.0uF 1.0uF 1K
R1201 14 27
BTB-24F_BAF04-24083-0500 B1204 [3] LDM_ID1 0201
[12] AVDD1.8V R1202 15 26
[5] NTC 0201 TDN1_LCM [12]
0R R1245 16 25
[12] CAM_AVDD_2P8 TDP1_LCM [12]
BTB-30F_BAF04-30083-0500
AVDD GND B1202
[9] LED_SINK1
B1205
17 24
B1206
C1237 18 23 [12]
C1236 [9] LED_SINK2 TDN2_LCM
19 22 [12]
TDP2_LCM
2.2uF 1.0uF 20 21
C1213 C1215 C1216 [9] VREG_LEDA
C1214
1.0uF 1.0uF NC
43
44
10uF 1.0uF
NC
C1201 C1220 1.0uF NC NC
C1202
100nF C1219 C1218 C1277
NC
NC
C1217
C1204
EMI1201
3 2
[3] MIPI_CSI0_CLK_P CAM_CLKP-A [12]
4 1 CAM_CLKN-A [12]
[3] MIPI_CSI0_CLK_N
EMI1211
[3] MIPI_DSI0_LANE0_P 3 2
TDP0_LCM [12]
EMI1216 4 1
[3] MIPI_DSI0_LANE0_N TDN0_LCM [12]
3 2 CAM_CLKP-A-2 [12]
[3] MIPI_CSI1_CLK_P 4 1
[3] MIPI_CSI1_CLK_N CAM_CLKN-A-2 [12]
EMI1202
3 2 [3,5,12] VREG_L11A_1P8
[3] MIPI_CSI0_DATA1_P CAM_D1P-A [12]
4 1
[3] MIPI_CSI0_DATA1_N CAM_D1N-A [12] EMI1212
EMI1217
3 2 TDP1_LCM [12] [3,12] LCD_TE
3 2 [3] MIPI_DSI0_LANE1_P
[3] MIPI_CSI1_DATA1_P CAM_D1P-A-2 [12] 4 1
4 1 CAM_D1N-A-2 [12] [3] MIPI_DSI0_LANE1_N TDN1_LCM [12]
[3] MIPI_CSI1_DATA1_N [3,12] LCD_RESET
[3,12] TP_INT_N
EMI1203 [3,12] TP_RESET_N
[3] MIPI_CSI0_DATA0_P 3 2
4 1 CAM_D0P-A [12] EMI1218
[3] MIPI_CSI0_DATA0_N CAM_D0N-A [12] 3 2 EMI1213
[3] MIPI_CSI1_DATA0_P CAM_D0P-A-2 [12] 3 2 T1208 T1207 T1206 T1205 T1209
4 1 [3] MIPI_DSI0_LANE2_P TDP2_LCM [12]
[3] MIPI_CSI1_DATA0_N CAM_D0N-A-2 [12] 4 1
[3] MIPI_DSI0_LANE2_N TDN2_LCM [12]
EMI1219
[3] MIPI_CSI1_DATA2_P 3 2
4 1 CAM_D2P-A-2 [12]
CAM_D2N-A-2 [12]
C [3] MIPI_CSI1_DATA2_N
3
EMI1214
2
C
[3] MIPI_DSI0_LANE3_P TDP3_LCM [12]
[3] MIPI_DSI0_LANE3_N 4 1
TDN3_LCM [12]
EMI1220
Module Sensor IC DOVDD DVDD AVDD AFVDD
[3] MIPI_CSI1_DATA3_P 3 2
4 1 CAM_D3P-A-2 [12]
[3] MIPI_CSI1_DATA3_N CAM_D3N-A-2 [12]
Module Sensor IC DOVDD DVDD AVDD AFVDD IMX486PQHS-C 1.8V 1.2V DW9763
2.7V-0.1+0.2
140mAMax EMI1215
DW9763 [3] MIPI_DSI0_CLK_P 3 2
IMX376-AAKHS-C 1.8V 1.05V 2.8V TCP_LCM [12]
140mAMax 4 1
[3] MIPI_DSI0_CLK_N TCN_LCM [12]
25
1.0uF
4 1
IN 2.8V OUT VCM_AF_AVDD_2P8 [12] 4 1
1 24 IN CAM_AVDD_2P8 [12]
[3] CAM_MCLK1 2 J1203 23 [3] CAM_AF_VDD_EN 3 2.8V OUT
EN
GND
GND
3 22 3
[12] [3] CAM_AVDD_EN EN
GND
GND
CAM_D0N-C
BB2R4-24KBJ03
4 21 1.0uF
[12] CAM_D0P-C 5 20 CAM_D2N-C [12] 2.8V 1.0uF
5
[12] CAM_D1N-C 6 19 CAM_D2P-C [12] 2.8V
5
[12] CAM_D1P-C 1.0uF C1206
7 18
0201
[12]
R1203
[12] CAM_D3N-C C1208
100K
CAM_CLKN-C 1.0uF
0201
8 17 [12]
R1204
CAM_D3P-C
100K
[12] CAM_CLKP-C 9 16 C1207
10 15 [3] C1209
[3] GPIO45_PWN 11 14 CAM1_RST_N [8] FLASH_LED1
[3,12,14] CCI_I2C_SDA1 12 13
[3,12,14] CCI_I2C_SCL1 CAM_AVDD_2P8_2 [12]
B1201
1
27
28
T1202
2
C1210 C1212
LED1202
1.0uF 10uF
B B
VREG_BOB
VREG_BOB
VREG_S5A
U1205
VREG_S5A
U1203
4 2
VIN BIAS
4 2
VIN BIAS 1.2V
1.1V [8] FRONT_CAM_DVDD_EN 3
EN VOUT
1
CAM_DVDD_1.05 [12]
GND
[8] REAR_CAM_DVDD_EN 3 1 CAM_DVDD_1.2 [12] 2
EN VOUT
GND
LDO_WL2831
5
100nF 2.2uF
1.0uF 2.2uF
1.0uF
0201
LDO_WL2831
R1207
5
100K
100nF C1224
C1233 [8] FLASH_LED2
C1221 C1222
0201
R1206
C1225
100K
C1232 1
EMI1206
3 2 T1201
[3] MIPI_CSI2_CLK_N CAM_CLKN-C [12]
1
[3] MIPI_CSI2_CLK_P 4 1
CAM_CLKP-C [12]
2
LED1201
EMI1207
[3] MIPI_CSI2_DATA0_N 3 2
CAM_D0N-C [12]
[3] MIPI_CSI2_DATA0_P 4 1
CAM_D0P-C [12]
EMI1208
[3] MIPI_CSI2_DATA1_N 3 2
4 1 CAM_D1N-C [12] VREG_BOB
[3] MIPI_CSI2_DATA1_P CAM_D1P-C [12]
VREG_BOB U1206
4 1
U1204 IN 1.8V OUT AVDD1.8V [12]
Module Sensor IC DOVDD DVDD AVDD AFVDD
[3] GPIO56_CAM_IOVDD_EN 3
EN
GND
GND
4 1 CAM_AVDD_2P8_2 [12]
IN 2.8V OUT
EMI1209 OLF0692(E7S) IMX376-AAJH5-C 1.8V 1.05V 2.8V 1.0uF
[3] REAR_CAM_DVDD_EN_2 3
3 2 EN 1.8V
GND
GND
5
[3] MIPI_CSI2_DATA2_N CAM_D2N-C [12]
[3] MIPI_CSI2_DATA2_P 4 1 C1234
CAM_D2P-C [12] 1.0uF 1.0uF
0201
R1250
100K
2.8V
2
C1230 C1235
0201
R1230
1.0uF
100K
C1231
EMI1210
[3] MIPI_CSI2_DATA3_N
3 2
4 1 CAM_D3N-C [12]
[3] MIPI_CSI2_DATA3_P CAM_D3P-C [12]
VREG_BOB
U1208
A 4
IN OUT
1 F_CAM_DVDD_1.2V [12]
A
Schematic design notice of "63_PERI_CAMERA_KEYPAD" page. [3] GPIO30_REAR_CAM_DVDD_EN 3
EN
GND
GND
1.0uF
2.8V
2
C1239
Note 62-2: I2C control interface of front camera (with AF) must be assigned to I2C-2
bus when PIP/VIV feature be supported.
U1208:2.8V for 5M rear if 32M front cam
COMPANY:
Note 62-3: Reserve a capacitor (27pF) on camera's MCLK and shunt it to GND to prevent GPS de-sense.
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 12
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
VBAT_CONN_VSENSE_N [7]
VBAT_CONN_VSENSE_P [7]
VBATT_CONN_VSNS_M [6] NC
VBATT_CONN_VSNS_P
VBATT_CONN_ISNS_P
[6]
[6]
OVP U1301
C1309
D VBATT_CONN_ISNS_M [6]
OVP_FPF2281
R1305
0603
0R D
[13] VBUS B3 A2 R1306 0R
42
41
[9,11] MIC_BIAS1 PRX_SAR_SENSOR [18] IN OUT 0603 USB_VBUS [6,7]
C2 A3
NCCAPSENSOR [18] IN OUT
CDC_IN1_M C3 B2
[9] IN OUT
BTB-40F_WP27D-SX40VA3_R C1318
Note [9] CDC_IN1_P C1312 C1311
0201
TYPE_C_NTC [7] R1310
Wide trace to RF PA
1 40 1uF_35V NC
T1301 change to DFN1610-2
VBATT [6,7]
[5,10,13] VREG_L8A_1P8 2 39 1M->300K R1 4.7uF_25V
[3] HALL_EINT_GPIO70 3 38
1 4 37 A1
EN
C1302 5 36 C1
C1301 OVLO
J1301 6 35 B1
TP14
ACOK
GND
GND
GND
C1303 Note VREG_L16A_2P7 [5,13,17,18,19,21]
T1301 1.0uF 7 34
10uF 2 The BPD comparator threshold is set at 95% of VREF_BAT_THERM 8 33 PRX_TUNER_SW2 [3]
[8] RGB_RED J1303
7
9 32 PRX_TUNER_SW1 [3]
33pF
R2
A4
B4
C4
6 PRX_TUNER_SW3 [3]
10 31
0201
VBAT [5] VSW_MOTO_P
[5] VSW_MOTO_M 11 30 VSENSE_P [11]
1 12 29 TP35 RFFE4_CLK [3] R1311
R1302
BATT_THERM_BIAS [6] VSENSE_M [11]
VBAT 13 28
VBAT 5 CON_BATT_ID [13] [3]
GND
14 27 TP34 RFFE4_DATA 470K->39K
NTC 15 26
[13] SPKR_OUT_M [11,13]
0201
2 CON_BATT_THERM 16 25
[11,13] SPKR_OUT_M
ID 17 24
[11,13] SPKR_OUT_P SPKR_OUT_P [11,13]
ID 4 R1312
100K
GND 18 23
0201 BATT_ID [6] 19 22
3 1K R1313 20 21
NTC GND
0201 BATT_THERM [6] VOUT = VIN*(1+R1/R2)
100R
12
11
10
[2,13] USB_HS_DM
Note:
[2,13] USB_HS_DP
USB_CC1 [6,13] R1 Min 1M
T1303
T1304
GND AVDD_BYP option is reserved for BMS accuracy improvement
USB_CC2 [6]
TP44
43
44
BATCON_24-7129-002-001-829
1K
R1308
[6] USB_HS_DP_PM 0201
1K
GND
[6] USB_HS_DM_PM 0201 [6,13] USB_CC1
R1309 VBUS
Note:
Battery ID resistor value require 20K~150K,
[13] VBUS TP20
C C
Signal Description
Sider Key KPSNS0 Volume Up
PM_RST_N Volume Down
KYPD_PWR_N PWER_ON
PM_RST_N + Hardware Reset
VREG_L2B_SDC2 [4,8]
KYPD_PWR_N
SIM&SD R1322
0201
VREG_L13A_1P8
C1313
100K
NC_10K
T1324
R1307
0201
R1315
1.0uF
0201 SD_CARD_DET_N [3]
1K R1317
0201 UIM1_PRESENT [3]
1K 1K
TP30
TP31
TP32
0201 UIM2_PRESENT [3]
R1316 DEBUG_KEY_VOL_DOWN_N [13] Volume Down
1
R1330 0R 1 37
VCC DATA2
J1313 J1314 J1315 J1316 R1301
[4,5] VSIM1 0201 2 SDC2_DATA_2 [2]
10K VCC 0201 RESIN_N [5,13]
3 38
VCC DATA3 SDC2_DATA_3 [2] 1K
100R 0201
R1328 R1320 4 39
[3] UIM1_RESET 0201 5
RST CMD SDC2_CMD [2] DEBUG_KEY_VOL_UP_N [13] Volume Up
RST
6 40 R1303
RST VDD VREG_L5B_2P95 [8]
33R R1329 J1304 0201 KEY_VOL_UP_N [8]
[3] UIM1_CLK 7 1K
0201 CLK
8 41
CLK CLK SDC2_CLK [2]
9
CLK DEBUG_PMIC_PKD_N [13]
T1321 T1323 VSS
42 Power On
10 R1304
GND
11 43 0201 KYPDPWR_N [5]
GND DATA0 SDC2_DATA_0 [2]
12 1K
GND
T1322 44
DATA1 SDC2_DATA_1 [2]
13
VPP
14
VPP
15
VPP
[3] 16
I/O
UIM1_DATA R1327 100R 17 45
I/O
18
0201 I/O
46
47
0R R1332 48
19 T1311 T1308
[4,5] VSIM2 0201 VCC1 T1310
R1321 20 49
VCC1
2
21
2
0201 VCC1
50
10K
[3] UIM2_RESET 22
RST1
C1316
23
RST1
24
RST1 C1315
T1312
[3] UIM2_CLK 25 51
3
CLK1 DETECT
3
ESD5302N ESD5302N
3
10nF
SIM_CAF00-20137-1029_3IN2
1
J1349
1
J1311 J1305
C1359
C1357
33pF
33pF
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 13
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
1 0X0D
VREG_L14A_1P8 U1401
A1 A2 [3,14,18] VREG_L14A_1P8
VSS SCL I2C_SENSORS_SCL
B1 B2 [3,14,18]
VDD SDA I2C_SENSORS_SDA C1403
0201
R1401
100K 100nF
AK09918 C1456
C1401 39pF
[3,14,18] 8 1
I2C_SENSORS_SDA SDA VDD
100nF 7 2
ALSP_INT_N INT SCL I2C_SENSORS_SCL [3,14,18]
[3]
OK
6 3
NC GND
C1455 B1402 VREG_L3B_3P0
5 4
LDR LED_A
22pF
C1404
U1402
LIGHT_STK3332 4.7uF
G+Gyro-Sensor RGB
LPI_SPI_1_MISO [3]
LPI_SPI_1_MOSI [3]
LPI_SPI_1_CLK [3]
LPI_SPI_1_CS0_N [3]
C C
14
13
12
U1403
SDX
SCX
CSB
1 11 C1415 100nF
SDO OSDO(GND)
2 10
ASDX OSCB(GND)
3 9 ACC_GYRO_INT2 [3]
ASCX INT2
VDDIO
4 8
[3] ACC_GYRO_INT1 INT1 VDD VREG_L3B_3P0
GND
GND
BMI120
7
C1406
VREG_L14A_1P8
1.0uF
C1405
100nF GND
GND
GND
IR
R1405 : 10R to 33 R
B1401 R1405
VREG_BOB 0402
J1401 33R
T1403
T1411 T1405 T1406 T1407 T1404 T1402
T1408
1.0uF 1.0uF C1409
PWM 38KHZ D 3
VREG_L3B_3P0
C1413 C1414
GND
12
13
U1404
GND4
R1410
R1411
0201
1 11
0201
10K
10K
AVDDVSCEL AVDD
2 10 CCI_I2C_SCL1 [3,12]
AVSSVCSEL SCL
3 9 CCI_I2C_SDA1 [3,12]
GND SDA
4 8
GND2 DNC
[3] GPIO75_XSHUT_LASER 5 7
XSHUNT GPIO1
GND3
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 14
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
U1501-E
SDR-660-0-180WLPSP-TR-03-0
D D
U1501-B
110 DRX_UHB PRX_UHB 80
SDR-660-0-180WLPSP-TR-03-0
84 GND_36 GND_42 97
GND_54 128
51R
C1527 98 134
0201 68 TX_FBRX_M TX_CH0_HB1 26 [18] GND_43 GND_57
TX_CH0_HB1_LTE_B7_B38_B40_B41
27 GND_56 131
TX_CH0_LB2 TX_CH0_LB2_W5_W8_LTE_B5_B8_B20_B28 [18]
61 GND_30
TX_CH1_UHB 168
C GND_59 139 C
167 34 GND_16
TX_CH1_HB
GND_35 79
163 GND_69
GND_6 17
172 GND_70
GND_11 23
12 GND_5
U1501-A
GND_61 145
SDR-660-0-180WLPSP-TR-03-0
19 GND_7
GND_25 51
0201
VREG_L2A_1P0 77 VDDA_1P0_RX1 VDDA_1P2_ANA0 75 NC 120 W_GRFC_6 DNC_3 173
100nF 175 GND_72
VDD_ANALOG_1P0 C1564
37 VDDA_1P0_RX2 VDDA_1P2_ANA0 90 157 W_GRFC_7
C1505 4.7uF 160 GND_67
Pin 43,37,107within one group
4.7uF 107 VDDA_1P0_XO VDDA_1P2_FBRX 85 136 W_GRFC_5
GND_62 147
C1504
GPIO78
165 DNC_2 WMSS_RESETN 83 WMSS_RESETN [3]
100nF C1550 C1588 C1561 GND_68 162
43 VDDA_1P0_RX2
100nF 100nF 100nF 153 GND_64 GND_34 78
GPIO100
95 VDDA_1P0_RX [3] QLINK_ENABLE 143 QLINK_EN
GND_40 93
53 VDDA_1P0_RX2_1
GPIO99
VDDA_1P2_TX0 29 [3] QLINK_REQUEST 73 QLINK_REQ 100 GND_45 GND_21 44
C1551
144 VDDA_1P0_TX1
100nF
[21] GNSS_ELNA_CTRL 150 GNSS_ELNA_CTRL 4 GND_2
C1552 C1562
B 100nF 100nF
W_GRFC_0 57
174 GND_71 B
154 VDDA_1P0_RX0 66 DNC_1 W_GRFC_1 65
55 GND_27 GND_41 94
C1554
100nF
100nF SDR-660-0-180WLPSP-TR-03-0
C1555
100nF
100nF 4.7uF
QLINK_DL0_M 88 QLINK_RX0_M [3]
VDDD_1P0 64
QLINK_DL0_P 103 QLINK_RX0_P [3]
11 VDDA_1P8_TX0 VDDD_1P0 82 C1566
35 142 100nF
VDDA_1P8_ANA1 VDDD_1P0
115 GND_50 QLINK_DL1_M 111 QLINK_RX1_M [3]
C1557
124 GND_52 QLINK_DL1_P 127
100nF C1568 0R QLINK_RX1_P [3]
VDDD_1P8 112 0201 VREG_L13A_1P8
106 GND_48
ETDAC_CH1_P 104
A A
QPHY_ETDAC_TEST
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 15
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
U1601
QET4101
QFE4101
1 10
VPH_PWR VDD_BATT DNC1
9
DNC2
C C
4.7uF
C1601
L1601
11 VPA_APT [18]
VSW
1uH
5
VOUT_LDO
12
VBAT_SW
C1602
10uF
8
GND_SW
4
VREG_L13A_1P8 VDD_1P8
C1603
1.0uF
6
USID
[3,18] RFFE5_DATA 2
SDATA
3
[3,18] RFFE5_CLK SCLK
7
GND
B B
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 16
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
TX
3
1 33pF L1701 1.0nH
RX L1724 [15]
PRX_HB2_B7
D D
GND
GND
GND
GND
GND
C1735
C1736
33pF C1729
L1714 SAYEY2G53BA0F0A
8
7
5
4
2
[15] PRX_HB4_B1_B4 1.2nH L1711 NC
2.2nH
2.4nH
close to SDR close to SDR
GND
GND
C1754
FL1712
C1702
C1787 SAPRY1G74BA0B0A
2.7nH C1786 C1785 22pF
0201
NC
NC
NC
C1718
33pF L1786
22pF 6 5
B1_RX B3_ANT TRX_B3 [18]
2
B3_TX
7
B3_RX
33pF L1729
[18] TRX_B1_B3_B4
3 8
B1_ANT GND
TRX_B1_B3_B4
C1739 4
C1738 GND
1
NC B1_TX
TRX_B8
2.4nH
GND
GND
L1715 3.3nH TX_B1 [18]
NC
C1756
C1745
C1719 NC
L1716 1.2nH
[18] TX_B3_B4
C1755
NC
C1747
C1746
NC 6.8nH FL1709
S1732 close to SDR L1709 33pF 6 3
[18] TRX_B8 ANT TX 18nH
1 L1731 [15]
RX PRX_LB4_B8
C1743
L1785 33pF C1744
4 3 L1727 1.2nH PRX_MB1_B3 [15] L1766 33pF
GND
GND
GND
GND
GND
GND RFOUT
L1710 33pF 5 2
RFIN VDD VREG_L16A_2P7
close to SDR
8
7
5
4
2
6 1 [5,13,18,19,21] 6.8nH
EN GND
C1808
NC
C1733
GND
GND
L1749
C1759 2.4nH
NC NC
NC NC
L1746
L1736 NC
C1710
22pF
LNA_PRX_B3_EN [3]
C C
PRX_B34_B39
TRX_B2
1.2nH
TX_B2 [18]
C1751
L1718 SAWFD1G90KE0F0A close to SDR
C1750
L1878 33pF
NC
NC
L1866
C1749 33pF
C1705 C1737 7 GND5 GND1 2
NC
8
7
5
4
2
L1741
C1706
FL1704
22pF 2.4nH
R1706
33pF
TRX_B5 C1752
NC
L1717 6.2nH
C1753
1.2pF
TX_B5 [18]
[18] TRX_B5
L1735
0201
0R
6
FL1706
ANT TX
RX
3
1
L1788 33pF
18nH L1728
close to SDR
PRX_LB5_B5 [15]
TRX_B28A C1726
L1719 6.2nH
TX_B28A [18]
GND
GND
GND
GND
GND
C1748 C1760
C1703
NC
C1734
8
7
5
4
2
NC
NC
NC 5.6nH
B B
GND
FL1720 close to SDR
L1755 1.2nH
[18] TRX_B28A 6 3 15nH L1757
ANT TX
1 [15]
RX PRX_LB1_B28A
L1765 33pF
GND
GND
GND
GND
GND
C1757 C1727
NC C1761
8
7
5
4
2
7.5nH
NC
GND
TRX_B20 TRX_B28B
TX_B20 [18]
L1777 6.2nH
TX_B28B [18]
L1721 6.2nH
C1882 C1883
NC C1723 C1724
NC
NC NC
FL1721
close to SDR
0R L1775 6 3
[18] TRX_B20 0201 ANT TX 18nH L1723 FL1701 close to SDR
1 L1732 0R
RX PRX_LB3_B20 [15]
L1784 [18] TRX_B28B 6 3 18nH L1720
0201 ANT TX
GND
GND
GND
GND
GND
C1781 33pF 1
C1780 RX PRX_LB2_B28B [15]
L1764
GND
GND
GND
GND
GND
C1715 33pF
NC C1722
8
7
5
4
2
7.5nH
C1784
8
7
5
4
2
GND
NC 8.2nH
C1721
NC
GND
A NC A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 17
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
C1807
100pF
56nH L1824
VREG_L13A_1P8 [2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,19,20] TXM-RF5212A
[17] TRX_B1_B3_B4
D [17] TRX_B3 D
39K
0201
L1839 C1841
[17] TRX_B28A [17]
TRX_B2
100pF
[3] 0R R1875 TRX_B7 [17]
ANT_CHECK [17] PRX_B34_B39 0201
NC R1876 TRX_B40 [18]
[17] TRX_B28B 0201
0201
[17] TRX_B8
L1838
C1868
[17] TRX_B5
L1869
TX_CH0_MB2_DCS_PCS [15]
31
32
33
34
35
36
37
38
39
1.2nH
TRX7
TRX6
TRX5
TRX4
TRX3
TRX2
TRX1
GND
GND
NC
30
J1809 TRX8
1
RFIN_L_OUT C1869
J1801 1.8nH FL1806 29
2 TRX9
C1860 33pF L1843 2
GND
GND 1 3 0R RFIN_L
3 1 L1827 0R IN OUT 0201 28
GND RF 0201 2 1 TRX10
4 L1815 3
GND 3 4 RFIN_H
27
2
TRX11
4
NC
68nH
RFIN_H_OUT
26 R1822 0R
C1824 TRX12 [3,16,18]
C1822 5 0201 RFFE5_CLK
SCLK
25
TRX13
NC
NC
24
RF5212A SDATA
6 RFFE5_DATA [3,16,18]
C1866
TRX14
C1853
7 VREG_L13A_1P8 [2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,19,20]
VIO
23
GND
8 C1803
VRAMP 0201 100pF
22 R1811
ANT 100K
9
VCC 100pF C1802
21 C1872
GND
U1803 10
VBATT
20
GND 100nF
CLP_OUT
11
GND
GND
GND
GND
GND
GND
GND
NC
19
18
17
16
15
14
13
12
VPH_PWR [5,6,8,9,10,11,16,18]
C1809 4.7uF
C1842
T1801
100nF
L1829 36R
TX_FBRX_P 0201
[15]
L1831 L1830
0201
0201
150R 150R VPH_PWR [5,6,8,9,10,11,16,18]
C 2.2uF
100nF 100pF C
MMMB_PA
33pF
PRX_B41
L1810
PRX_HB1_B38_B41 [15]
1.5nH
L1846
PA_THERM0 [5]
C1859
100K/1%_NTC
2
C1833
22pF
C1855
NC
PA_THERMO
1
L1809 33pF
PRX_HB3_B40 [15]
1.8nH
PRX_B40
L1845
C1857
22pF
B S1835
B
1 6 LNA_PRX_B40_EN [3]
GND EN
VREG_L16A_2P7 2 5
VDD RFIN
[5,13,17,18,19,21]
3 4 L1806
RFOUT GND 3.6nH
TX_B7
L1879 33pF C1878
C1879
NC
NC
L1816 10pF TX_B7 [17]
NC
NC
C1876 C1877
1
S1834
6
C1839
NC
NC
C1823
NC
C1826
TRX_B40 SAR_SENSOR
GND EN LNA_PRX_B41_EN [3] L1807
[5,13,17,18,19,21] VREG_L16A_2P7 2 5
VDD RFIN
3.6nH
3 4
5
L1817 G
C1825 1 L1818
IN 1.5nH
4
1.2nH OUT TRX_B40 [18] [3,14] I2C_SENSORS_SDA B1 A1
G
NC
TRX_B41
NC
47
45
46
44
43
42
41
40
39
38
37
HBRX1
GND
HB4
GND
HB3
1 36
GND GND FL1822 FV1810
1
2 35 L1748 470R
GND HB2 B39262B8870L210 0201 PRX_SAR_SENSOR [13]
L1840 0R
[15] TX_CH0_HB1_LTE_B7_B38_B40_B41 33pF L1808 3 34
0201 RFIN_H GND
L1856 L1891
4 33 1 4 TRX_B41 [18]
NC HB1 IN OUT
2
C1831
5 32 1.5nH 2 1.2nH
[3,16,18] RFFE5_DATA SDATA MB5 GND NC
NC 3 C1890
6 31 GND
[3,16,18] RFFE5_CLK SCLK GND C1874
C1889 5 2.4nH
7 30
C1832 C1834
VIO QM56022 VCC2 VPA_APT [16,18] C1858 GND
8 29 NC
100pF 100pF VBATT VCC1 VPA_APT [16,18]
100nF NC
9 28 C1830
NC VCC2_2
C1817 1.0uF
10 27 C1835
NC GND C1818 C1862 4.7uF
VREG_L13A_1P8
11 26 [17] 100pF
[2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,19,20] NC MB4 TX_B2 100pF
C1815 12 25 TX_B1 [17]
RFIN_M MB3
100pF 13 24
RFIN_L1 GND
A
VPH_PWR
14
15
RFIN_L2
GND
MB2
GND
23
22
TX_B3_B4 [17]
TX_B34_B39 A
GND
GND
GND
GND
GND
MB1
LB4
LB3
LB2
LB1
LB5
17
18
19
20
21
48
49
50
51
52
L1821
NC GND
NC GND
L1822 33pF
6 4 TX_B34_B39 [18]
IN OUT
33pF 3.6nH
L1833 L1820 TX_B5 [17]
TX_CH0_MB1_B1_B2_B3_B4_B34_B39 0R
0201 NC NC
3
TX_CH0_LB2_W5_W8_LTE_B5_B8_B20_B28
0R L1832 TX_B20 [17] C1836
C1837
FL1807 C1804 <Company Name>
0201 C1805
33pF
NC
L1804
NC
DRAWN: DATED:
<Title>
C1847
C1846
J1902
J1307
J1912
1
DRX_SAR_SENSOR [18]
J1910 100nF
100nF
C1989
C1976
33pF
C1956 27pF
C1967
C1916
C1906
DRX_SW
1
C1915 33pF
33pF 33pF
[5,13,17,18,19,21]
D L1955 100nH [2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,20]
VREG_L16A_2P7 17
VDD TRX1
15
14
DRX_B34_B39 [19] D
VREG_L13A_1P8 18 TRX2 DRX_B41 [19]
VIO
13
TRX3 DRX_B7 [19]
C1917 27pF J1904 12
C1938 33pF TRX4 DRX_B40 [19]
[21] FM_ANT L1905 33pF C1919 33pF 11
9 TRX5 DRX_B1_B3_B4 [19]
L1954 C1977 2 1 ANT
6
3 4 TRX6 DRX_B5 [19]
5 DRX_B8 [19]
100nH
27pF
R1956 L1968 C1937 C1957 C1924 MXD86A0S TRX7
4
TRX8 DRX_B20 [19]
0201 NC NC NC 3
56nH 68nH L1958 100nH TRX9 DRX_B28A_B [19]
2 [19]
RF1694 19 TRX10 DRX_B2
10
[3] RFFE2_DATA SDATA
1
RFC
[3] 20 NC
R1904 0R 1 9 0R R1903 RFFE2_CLK SCLK 7
0201 RF1 RF3 0201 GND
8
R1902 0R 0R L1947 GND
0201 2
RF2 RF4
8 0201 R1901 GND
10
16
3 7 GND
GND GND 33pF U1918 GND
21
[5,13,17,18,19,21] VREG_L16A_2P7 4 6
CTL1
VDD CTL2 J1923
5
C1972
S1926
100pF
DRX_TUNER_SW1 [3]
DRX_TUNER_SW2 [3]
C1978
C1973 C1974
33pF
100pF 100pF
2
5
0201
L1933 0R 3
G
G
56nH G
[19] DRX_B7 1 L1921 33pF
RF1694 0201 IN
10
4 L1901 1.2nH
OUT DRX_HB2_B7 [15]
NC
RFC
R1979 0R 1 9 0R R1981
0201 RF1 RF3 0201 SFHG56BA002
C1933
R1980 0R 0R
0201 2
RF2 RF4
8 0201 R1982
2.4NH
C1941
B1_B3_B4_DRX [5,13,17,18,19,21] VREG_L16A_2P7
3
4
GND GND
7
CTL1
VDD CTL2
GND
C1902
5
C1980 33pF
FL1914 B39212B9926P810
S1914
100pF
L1907 33pF HB 6 L1914 33pF L1927 1.5nH DRX_HB4_B1_B4 [15] DRX_TUNER_SW3 [3]
[19] DRX_B1_B3_B4 1 IN
LB 9
G
G
G
G
G
G
G
DRX_TUNER_SW4 [3]
C1920 C1944
2
3
4
5
7
8
10
C1981 C1982
NC 3.3nH
C 100pF 100pF C
C1923
33pF
C1935
FL1907 2.4nH
L1917
33pF SAWFD1G90KE0F0A
L1926 1.5nH [15]
DRX_MB1_B3
DRX_B34 C1905
33pF
C1945
2.4nH
L1930 0R 1 9
[19]
DRX_B34_B39 0201 UNBAL3 UNBAL1
C1931
L1903 33pF L1923 1.2nH
UNBAL2 6 DRX_MB2_B34 [15]
C1921
B2_DRX 33pF
5 GND4
7 2
NC
GND5 GND1
C1934
8 GND6 GND2 3 2.4nH
10 GND7 GND3 4
C1913
FL1919
GND
22pF
GND
GND
C1965
C1964
SAFFB1G96AB0F0A
2
3
5
NC 2.4nH
C1966 B40_DRX
33pF FL1906
L1937 0R L1920
L1925 33pF
1 4 1.0nH
[19] DRX_B40 0201 INPUT OUTPUT DRX_HB3_B40 [15]
GND
GND
GND
NC
C1946
2
1.8nH
C1942
C1926
33pF
GND
B B
B5_DRX
FL1915
SAFFB876MAA0F0A
L1908 33pF
1 4 L1924 18nH B28 A+B DRX
GND
GND
GND
B8 DRX FL1913
2 GND
C1907 3 GND
NC 5 L1912
GND
SAFFB942MAN0F0AR15
NC
DRX_B41_120M
33pF
2
C1995
L1991 0R 4 1.0nH
G
OUT L1919
DRX_HB1_B38_B41 [15]
A [19] DRX_B41 0201 1
IN
G
3 A
C1986 G 2.4NH
5 FL1911
C1947
NC
33pF
G 2
G 5
L1911 33pF G 3
[19] 1 IN
DRX_B20 18nH L1913
OUT 4 DRX_LB3_B20 [15]
SFH806BA002 COMPANY:
C1914
L1918
<Company Name>
NC
NC TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 19
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
U2001-A
WCN-3980-0-82BWLPSP-TR-0B-0
U2001-B
[3] WL_BB_QP_TX 79
LNA_EN_2G_CH0 11 WL_BT_FEM_2 RTS 50 RTS [3] SDM GPIO18
NC 6
40 GND_FM_RXFE
[3] WL_BB_IN_RX 60 GP_EN
WL_BB_IN_RX
C2025 51 81
22 SB_CLK [3] GND_WL_SYNTH_CH0 GND_WL_5G_RXFE_CH0
SB_CLK
67 GND_WL_5G_PA_CH0 GND_WL_BB_CH0 66
14 GP_IN SB_DATA 63 SB_DATA [3]
62 71 VREG_L19A_3P3 [5,20]
76 COEX_CLK [3] GND_WL_BALUN_CH0 VDD33_PM_DLDO
COEX_CLK
45 WL_BT_FEM_4 54 61 VREG_L19A_3P3 [5,20]
77 [3] GND_WL_2G_PA_CH0 VDD33_WL_5G_DRV_CH0
COEX_DATA COEX_DATA
48 GND_WL_BT_DRV_VH0 GND_ESD_0 47
13 GP_OUT
35 GND_WL_BT_RXFE_CH0 VDD33_WL_CH0 55 VREG_L19A_3P3 [5,20]
[21] PA_EN_5G_CH0 58 WL_BT_FEM_5
C 30 GND_DIG GND_SEALRING3 78
C
24 GND_ISO VDD18_IO 56 VREG_L13A_1P8 [2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,19,20]
VDD13_BT_BB_WL 26
VREG_L6A_1P3 [4,5,20]
49 GND_IO GND_SEALRING1 82
GND_BT_BB 33
43 VDD11D_PM [20]
VDD11D_PM
GND_SEALRING2 1
XTALI [20]
C2007 100pF
RF_CLK1 [5]
WCN3980
1.3V_RFA
VREG_L6A_1P3 0R
0201
C2026
VDD13_WL_SYNTH_CH0 [20] Pin 46 1.8V IO
[4,5,20]
B 10nF
3.3V CH0
VREG_L13A_1P8 VREG_L13A_1P8
[2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,19,20]
B
[2,3,4,5,6,7,8,9,10,11,13,14,15,16,18,19,20] VDD18_IO
C2009 12,17 C2015
C2011
Pin 55 Pin 94
C2023 [5,20]
C2019 VREG_L19A_3P3 470nF
[5,20] VREG_L19A_3P3 4.7uF
4.7uF C2002
VREG_L6A_1P3 [4,5,20] Pin 5 10nF
C2012 4.7uF
10nF
10uF
C2022 1.8V XO VDD18_XTAL Pin 40
[10] [10]
VREG_L9A_1P8
[4,5,20] VREG_L9A_1P8 [4,5,20]
VREG_L19A_3P3 [5,20]
VREG_L6A_1P3 [4,5,20] Pin 34 C2018
Pin 29 C2013 C2017
10nF 470nF
10nF 2.2uF
C2008
C2014
VREG_L19A_3P3 [5,20] Pin 71
C2010
1.1V
C2046
10nF [20] VDD11D_PM
100pF
VREG_L6A_1P3 [4,5,20] Pin 4
C2020
C2001
VREG_L6A_1P3 [4,5,20] Pin 26 Pin 2
VREG_L19A_3P3 [5,20] 1.0uF
1.0uF
10nF
10nF
C2024
C2016
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 20
OF 22
TO ANY OTHER GND
6 5 4 3 2 1
REVISION RECORD
D D
GPS
C2156 47nF
47nF
NC C2172 47nF
C2165 NC C2167 C2159 27pF
C2158 L2168 100nH FM_LANT_P [20]
47nF
FL2123
F6QA1G582H2JM
S2115
FL2107 33pF L2110 L2160 100nH C2169 27pF
L2112 33pF
1 6 1 4 GPS_SDR660 [15] 4 3
F6QA1G582H2JM GND RFOUT UNB UNB [5,13,17,18,19] VREG_L16A_2P7 VCCRFOUTP
C2157 47nF
2 5 5 2
GND EN GNDRFOUTN
0R L2158 56pF C2124 47nF
C2136 1 4 C2142 9.1nH 3 4 2 5 [19] C2170 68nH L2161 33nH 6 1 FM_ANT_CHECK [3]
[21] GPS_IN 0201 UNB UNB RFIN VDD GND GND FM_ANT RFIN EN
3
GND
100nH
FM
2 5 S2135
GND GND AW5005DNR
C2187
NC
NC 3
NC GND
C2132 47nF
C2137
L2157
C2133
GNSS_ELNA_CTRL [15]
C2166 0R
0201 VREG_L12A_1P8 [5,15]
NC NC
C2125 C2150
C C
GPS_2G_5G_ANT
J2121 J2111
J2116 J2117
C2144 TP2012-A1255BA
33pF
TP9 C2148 NC TRIP_2G_ANT [21]
4
C2174
MB
3 GND GND 5
33pF
J2105
C2102 33pF C2103 33pF C2108 0R
2 COM HB 6 TRIP_5G_ANT [21]
0201
2 1
3 4 C2131
C2152 C2130 1 7
C2151 GND GND
C2146
LB
NC
NC NC
NC
8
NC FL2106
GPS_IN [21]
B B
2G_5G_WLAN
C2106 0R C2105 0R
WL_RFO_5G_CH0 [20]
0201 0201
C2107
0201
NC
S2109
FL2110
C2135 4.3pF MXD8721
C2175 1.5nH 4 TRIP_2G_ANT [21]
18pF OUT
[20] WL_BT_RFIO_2G_CH0 1 2 GND P1 1
IN 3 18pF C2141 18pF C2109
C2139 G C2114 [20]
G
G
C2140 18pF
TRIP_5G_ANT [21]
C2128
C2127
NC
NC
A A
COMPANY:
<Company Name>
TITLE:
DRAWN: DATED:
<Title>
<Drawn By> <Drawn Date>
CHECKED: DATED:
CODE: SIZE: DRAWING NO: REV:
<Checked By> <Checked Date>
QUALITY CONTROL: DATED:
<QC By> <QC Date> <Code> A0 <Drawing Number><Revision>
RELEASED: DATED:
<Released By> <Release Date> SCALE: CAD NOTE: VIA DIRECTLY TO MAIN GND. DON'T CONNECT
SHEET: 21
OF 22
TO ANY OTHER GND
SH2202
M6100-BB-SH SH2203
SH2201 M6100-PA-SH
M6100-SAR-SH
1 1
SH2205
M6100-PMU-SH SH2206
SH2204
M6100-BL-SH
M6100-RF-SH
1 1