2004 35th Annual IEEE Power Electronics Specialists Conference
Mitigation of Voltage Swells by Static Series Compensator
Hilmy Awad, Student Member, IEEE
Dept. of Electric Power Eng.
Chalmers University of Technology
SE-41296 Gothenburg, Sweden
Email: hilmy.awad@elkraft.chalmers.se
Abstract- Swells and overvoltages can cause overheating,
tripping or even destruction of industrial equipment such as
motor drives and control relays. This paper investigates the
possibility of employing the Static Series Compensator
(SSC) to mitigate voltage swellslovervoltages. I n the case of
voltage swells, active power may be drawn from the grid
into the energy-storage capacitor (ESC) of the SSC,
depending on the load current and the S S C impedance. This
active power may overcharge the ESC. Two possibilities to
overcome this situation are explored in this paper: I) if the
dc-voltage of the ESC is lower than a predetermined voltage
level, the active power is employed to charge the ESC to this
voltage level; 2) otherwise, the overvoltage protection of the
S S C must operate. This paper also applies an overvoltage
protection scheme based on a combination of a de resistor
with a chopper and the valves of the SSC. The design of the
de resistor is discussed. A 10 kV SSC experimental setup is
exploited to carry out experiments in the case of balanced
and unbalanced voltage swells at the grid side.
Index Term- Power Quality, Series-Connected Converters,
Voltage swells
1. INTRODUCTION
USTOMERS of electric energy place their demands
C on the supplied voltage by utilities to be more or less
ideal. By definition, ideal sinusoidal voltage waveform
has the characteristics: constant magnitude at the required
level, constant frequency and balanced in the case of
three-phase operation. Naturally, this is not always
possible because of normal system variations and due to
the unavoidable incidents that temporarily can affect the
operation such as short-circuit faults. For instance,
switching off large loads and switching on capacitor
banks may cause voltage swelVovervoltage at the grid
voltage. In the standard IEEE-I 159-1995, the definition
of voltage swell is quoted: A voltage swell is an increase
in the RMS voltage above 1. I pu at the power frequency
for duration from 0.5 cycle to I minute. Swells and
overvoltages can cause overheating, tripping or even
destruction of industrial equipment such as motor drives
and control relays. Many power quality surveys have
been made in order to check the load immunity against
power system disturbances [2, 31. From those surveys, it
can be stated that the voltage swells are experienced in
the power systems locally or remotely. The number of
voltage swell events per year is naturally random but
from the statistics presented in [2] it can be concluded
that not less than 165 eventdyear have been recorded.
The duration of the recorded swells varies from one
fundamental cycle to 8 hours. The static series
compensator (SSC) is a power electronic apparatus that
has been used for the mitigation of voltage dips [4,5].
0-7803-8399-0/04/$20.00 02004 IEEE.
Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.
Aochen, Germany, 2004
Frede Blaabjerg, Fellow, IEEE
Institute of Energy Technology
Aalborg University
DK-9220 Aalborg East, Denmark
Email: tbl@iet.aau.dk
Basically, the SSC draws active power from its energy
storage capacitor (ESC) to restore the load voltage. The
required active power depends mainly on the
characteristics of the encountered dip and the load
current. However, in the case of voltage swells, some
amount of active power may be drawn from the grid into
the SSC. Thus, the SSC design and the control should be
done carefully in order to take this into account. In
literature concerning the SSC, the focus has been given to
the operation of the SSC under voltage dips and distorted
utility. In contrast to this, this paper investigates the
operation of the SSC when a voltage swell is detected in
the grid side. The reminder of this paper is arranged as
follows: Section 11 explains the operational principle as
well as the exploited controller of the SSC. The
consequences of voltage swells on the SSC are explored
in Section 111. Simulation results are presented in Section
[V. Section V shows the experimental verification of the
system performance. The overvoltage protection scheme
is discussed in Section VI and guidelines for designing
the dc resistor using a chopper are given.
11. OPERATIONAL PRINCIPLE OF SSC
A. Description of SSC
The basic function of the SSC is to dynamically inject a
controlled voltage to keep the load voltage constant. An
idealized model of the SSC and the grid is shown in
Fig.la where the SSC is modeled as an ideal voltage
source. Fig.lb illustrates a vector diagram when the grid
voltage up has a voltage dip with a phase angle jump.
From Fig.lb, it is clear that the active power is drawn
from the SSC to the load. Fig.lc shows a more detailed
single-phase model of a distribution feeder with an SSC,
where the grid voltage us, the SSC voltage uml and the
load voltage uL are in series. From Fig.] the load voltage
vector is expressed as gL = 9, +g,nl. Here it is to be
noted that small-case letters denote time variables and
capital letters denote phasors. For simplicity, only details
of a single-phase of the SSC are depicted in Fig.1~.The
main components of the SSC are: 1) voltage source
converter (VSC), 2) energy storage, 3) output LC-filter,
4) injection transformer and 5) bypass switch (thy). As
shown in Fig.lc, the LC-filters consists of a series
inductor with an inductance LF and a resistance RF and a
shunt capacitor with a capacitance CF.
3505
 2004 35fh Annual IEEE Power Elecrronics Specialists Conference
Grid ssc Load
(4
Fig. 1. Operation principle of static series compensator (SSC): a) simplified
circuit diagram of SSC b) vector diagram in case of dip with phase jump, c)
detailed single-phase model.
Measured voltages and currents are the inputs to the
control unit in order to generate the reference voltage of
the VSC, when the measured quantities differ from the
default settings. The voltage references are input to the
PWM modulation unit to generate the modulating signals
for the valves of the VSC. The energy storage provides
the required power to compensate for voltage dips.
Installing a filter (normally LC-filter) reduces the dv/dt
effect on the windings of the injection transformer and it
is necessary to convert the pulse-modulated voltage of the
VSC into a sinusoidal voltage. The filtered voltage is
injected into the distribution system by the series-
injecting transformer. The bypass switch is normally
closed in order to short-circuit the SSC. In Fig.lc the
controlled voltage by the SSC is denoted as U,.? The used
control algorithm throughout this paper is the double
vector control algorithm [6],which is explained in the
following.
B. Double Vector Control
The double vector controller (DVC) is a cascade
controller using two vector-control loops 1 and g that
track the reference of the injected voltage as well as to
3506
Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.
Aachen, Germany, 2004
compensate for the voltage drop across the LC output
filter [6]. The reference of the injected voltage is
calculated by subtracting the measured grid voltage at
. .
PCC from the reference of the load voltage;
g,nj=gL -up, where g, and are the grid voltage at
PCC and the reference of the load voltage, respectively. It
is to be noted that if the transformer is assumed ideal and
has 1:1 turns ratio, the injected voltage will be the same
as the voltage across the capacitor of the LC-filter shown
in Fig.1~.In the case of voltage dips in the grid, the
injected voltage is positive and the SSC should provide
this voltage rapidly such that the load does not sense any
dips. The equations of the controller have been obtained
as:
Voltage Controller Outer Loop
Current Controller Inner Loop
where Ldqand id'
are the required reference currents
and voltages to track the reference of the injected voltage.
The gains K , and K , are the dead-beat gains calculated
in terms of the filter parameters and the sampling time T,;
K,=C,/T,, K , = L , / T , + R , / Z . In ( I ) and (2), j
means 9O0-phase shift which implies a cross coupling
between the d- and the q-components. A block diagram
of the DVC is depicted in Fig. 4. To stabilize the system,
the gains K , and K , are altered from the dead-beat gains
by the factors K., and Kps, respectively. Thus, selecting
the values of the two factors K., and K p determines the
system stability. In this paper, the factors K., and KpI are
selected as 25% and 65% of the deadbeat gains. This is
based on the stability analysis of the system, presented in
[71.
111. CONSEQUENCES OF VOLTAGE SWELLSON ssc
A simplified circuit diagram for the SSC is depicted in
Fig.3, where RLF+jXLFis the impedance of the LC-filter
inductor and RLT+jXLTis the impedance of the series
transformer. The voltage swell is an increase in the RMS
voltage of the grid, which implies that the reference of the
injected voltage by the SSC is negative because E, is
greater than E;. Hence, the direction of active power
flow may be reversed and overcharge the Energy Storage
Capacitor (ESC). A vector diagram in the case of voltage
swell is shown in Fig.5. Compared to the vector diagram
in Fig. 1b, the injected active power in this case is into the
SSC. In practice, the leakage impedance of the injection
transformer causes a voltage drop in addition to the
 ~

2004 35th Annual IEEE Power Electronics Specialisfs Conference Aochen, Germany. 2004

voltage drop caused by the LC-filter as shown in Fig. 2.

In steady-state basis, the reference of the injected voltage,
is computed as:
U,",= A!L = U , -Ug (3)
From Fig.3, the output voltage ofthe SSC is

+r
U = AC- ~ ( R L +LYLF)+!,(RLT
- F + LYLT)} (4)
where:
Resistance of the injection transformer, Fig. 1.Measured signals for applying double vector wntrol of SSC.
RT:
XLT: Leakage reactance of the injection transformer, RFS~LF R T , XLT

RF: Resistance of the LC-filter,

XLF: Leakage reactance of the LC-filter, u -
- --I -'"I

1: Current through the LC-filter inductor,

Xu:
L: Current through the LC-filter capacitor, -
L: Load current. Fig.3. Simplifiedsingle line diagram of static series compensator in steady
lfthe capacitor current 1, is ignored, the reference voltage
of the VSC is simplified to:
- voltaee
state during - swell.
U = W - - I ( R L F + RLT)I-.WLF + x L T ) l (5)
Equation ( 5 ) shows that even in the case of a voltage
swell, the reference voltage of the VSC may be positive
or negative depending on: 1) the characteristics of the
voltage swell; 2) the impedance of the series injection
transformer and the LC-filter. Being positive means that
the SSC is delivering active power to the load and the
ESC discharges. If the reference voltage of the VSC is
negative, this indicates that the grid is feeding active Fig. 4. Block diagram of double vector control algorithm
power to the SSC and the ESC is charged unless the
overvoltage protection is triggered. The phase of the grid
voltage may jump during the voltage swell either lagging
or leading the phase of the load voltage. A case of a
voltage swell with a lagging phase jump is shown in
Fig.5 while Fig.6 displays the case of leading phase jump.
The amount of active power that can be exchanged
during the voltage a swell with a lagging phase jump is Fig.5. Vector diagram of static series compensator performance in case of
voltage swell associated with phase angle jump.
calculated in pu (rated power of the load is taken as a
base) as:
en, =COS($)-(I + AU)COS($- 6) (6)
In the case of a voltage swell with a leading phase jump,
the active power is obtained as:
P,", =cos($) - (I + AU)cos($ + 6) (7)
where $: Load power factor angle,
6: Phase angle jump of the voltage swell, Fig.6. Vector diagram of static series compensator in case of voltage swell
I+AU Voltage swell in pu. associated with leading phase angle jump.
From (6) and (7), it is noted that the injected active power
depends on the load power factor, the voltage swell IV. SIMULATION
RESULTS
magnitude and the phase angle jump of the grid voltage
A PSCADlEMTDC model has been designed to simulate
during the swell. If the phase of the grid voltage does not
the system shown in Fig. 2 . The load is modeled as a
jump due to the swell; 6 = 0, the expressions in (6) and
resistive load of 20 a.A case of IO % three-phase
(7) are reduced to P,, = -AUcos($). The energy
balanced swell is made for a 100 ms duration. The
storeddelivered by the ESC is obtained as: EESC=
response of the SSC is depicted in Fig.7. Fig.7a shows
P,n,*t,w.l~,where tswcllis the swell duration. Hence by the
the three-phase voltage of the grid at the PCC where at 40
aid of (6), (7) and the expected duration of the voltage
ms the voltage swell starts and lasts for 100 ms. The SSC
swell, the size of the energy storage can be designed.
injects the correct voltage as displayed in Fig.7b to keep

3507

Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.
 2004 351h Annuul IEEE Power Elecrronics Speciulisrs Conference Auchen. Gerrnuny, 2004

the load voltage constant (Fig.7~)The dc-voltage of the

SSC drops during the swell (Fig.7d) because the voltage
swell is not high enough to make the reference injected
voltage by the SSC negative. The same performance is
noticed when a 15% balanced voltage swell is made as
shown in Fig. 8. Also a case of unbalanced swell is
presented in Fig.9. A hypothetical case with 50% voltage a
swell for 13 cycles is simulated and shown in Fig.10 to
show the operation of the overvoltage scheme. In this
case the load resistance is decreased to 5 R and the
voltage swell is very high, which causes the ESC to
overcharge during the swell. When the dc-voltage
increases to 1.05 pu, the overvoltage protection operates
to prevent the ESC from overcharging. Details regarding
the overvoltage protection are given in Section VI.

V. EXPERIMENTAL
VERIFICATION
Appendix A provides the specifications for the DSP
controlled IO kV SSC platform used for this work. This
experimental setup has been built at the Institute of
Enerm Technolow. Aalbore University. Denmark 181.

%-
Fig.7. Simulated balanced 10 %
voltage swell with resistive load:
a) grid voltage, b) injected
voltage, c) load voltage, d) dc-
voltage
Fig. 8. Simulated balanced 20 %
voltage swell with resistive load
a) grid voltage, b) injected
voltage, c) load voltage, d) dc-
voltage.
(d) (d)
Fig.9. Simulated unbalanced 10 % Fig.10. Simulated balanced 50 %
20 %, 30 % voltage swell: a) grid swell: with resistive load: a) grid
voltage, b) injected voltage, c) load voltage, b) injected voltage, c)
voltage, d) dc-voltage. load voltage, d) dc-voltage.
The medium voltage prototype SSC was fed with a
programmable California Instruments Power Supply at
380 V, which was then fed into a distribution transformer
to create the IO kV line voltage. Three specially made 67
kVA 0.29 kV/2.9 kV single-phase series injection
transformers are used to series connect the SSCis 200
kVA low voltage inverter to the system. The load voltage
was stepped down using another distribution transformer
to allow low voltage linear and non-linear loads tn be
utilized. The dc-bus of the inverter is charged to 600 V
using a unidirectional dc supply, which provided 4680 J
of energy in the 26 mF of dc capacitors for transient use
in the SSC sag ride-through capabilities An Analog
Devices AD21062 floating-point Sharc DSP was used to
implement the DVC with the PWM signal generation for
the six IGBT phase-legs created using a Siemens SAB
8OC167 Micro Controller. The medium voltage supply
and load voltages required by the controller were
measured with ABB resistive voltage transducers. The
injected voltage is measured by LV 25-P/SP2 voltage
transducer. The grid current at low voltage side of the
transformer is measured by LT 2OO-S/SP44 LEM current
transducer. During the experiments, the ESC was fed by a

3508

Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.
 2004 35th Annual IEEE Power Electronics Specialists Conference Aachen, Germany, 2004

separate dc source and thus the dc-voltage was stiff and

fixed to 0.8 pu. A three-phase resistive load of 20 R is,
connected downstream the SSC. Experimental results
with balanced dips of I O %, 20 % and 30 % are shown in
Fig.11, Fig.12 and Fig.13, respectively. Fig.14 shows the
case of unbalanced voltage swell where the voltages of
the supply are programmed to have I O %, 20 % and 30 %
voltage swell. As it can be noticed from Fig.1 I , Fig.12,
Fig.13, and Fig.14, the SSC can keep the load voltage
constant in all the measured cases. Not only this, but also
the transient performance of the load voltage is
satisfactory.

VI. OVERVOLTAGE PROTECTION SCHEME

If the dc-voltage of the SSC exceeds a predetermined
voltage level, the SSC should be protected against the
overvoltage. This overvoltage protection can be made
when the SSC is on-line or off-line depending on the
value of the measured dc-voltage. For instance, if the dc-
voltage reaches a value in the middle of the nominal
voltage and the maximum allowable voltage, the on-line
overvoltage protection should be triggered. The off-line
protection is triggered if the dc-voltage exceeds its
maximum allowable voltage. An illustration of the zones
of the overvoltage protection is shown in Fig.15. In
Fig.15 the zone of the on-line protection is placed
between the nominal dc-voltage UdcNOM and the
predetermined on-line protection voltage level U,. p'
. .
I
Tme 1ml
:
m e * m s , - , m m , m a m I .
) .,
T i m Im1
(C) (C)
Fig.ll.Measured balanced 10 % Fig.12.Measured balanced 20 %
voltage swell with resistive load: voltage swell with resistive load:
a) grid voltage, b) injected a) grid voltage, h) injected
voltage, c) load voltage. voltage, c) load voltage.
*I m D .
1 m ,m ,* I
1o
Time Imsl T h e 1161
(C) (c)
Fig.13. Measured balanced 30 % Fig 14 Measured unbalanced 10
voltage swell with resistive load: %, 20 %, 30 %voltage swell with
a) grid voltage, h) injected resistive load a) grid voltage, b)
voltage, c ) load voltage. injected voltage, c) load voltage
The zone of the off-line protection is located between the
maximum of the dc-voltage U,,,, and the setting of the
on-line protection Uonp
A. On-line protection
If the SSC is required to be in service during a voltage
swell, the overvoltage protection is realized on-line by
using a shunt resistor across the dc link together with a dc
chopper. A single-phase diagram of the overvoltage
protection scheme is shown in Fig.16. The dc chopper is
enabled when the dc-voltage exceeds a certain voltage
level (such as Uons in Fig.15). This voltage level is
determined by the voltage that the SSC valves can
withstand due to the voltage swell. If the dc chopper is
closed (on-state), the dc resistor dissipates the energy
excess in the dc capacitor. In other words, the dc
capacitor will discharge through the dc chopper and the
resistor.
B. Off-Iine protection
Off-line protection is realized by turning on the thyristor
pair thy on the line side ofthe SSC (Fig.16) as well as the
,e 1o ,-l
upper or the lower IGBTs in each phase leg of the VSC.
Turning on the upper IGBTs and turning off the lower
IGBTs or vice versa interrupts the dc current and blocks
the dc-voltage. It is worth to note that turning on the
thyristors only is not sufficient to protect the VSC
because the thyristors will short-circuit the injection
transformer and the VSC.

3509

Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.
 2004 35lh Annual lEEE Power Electronics Spcialisls Conference
Time [ms]
Fig.15.Zones ofon-line and off-line overvoltage protection of SSC.
qi&J
Protection
Fig. 16. Overvoltage protection scheme of SSC.
In this case the energy stored in the capacitor of the VSC
will circulate a high current through the valves of the
VSC, which may he dangerous as well.
C. Design of de resistor (RrhoJ
The resistance used with the chopper should satisfy two
main requirements: 1) the discharging process of the dc
capacitor to the rated dc-voltage should be made in a
reasonable time; 2) the initial discharging current should
not exceed the maximum allowable current of the
chopper. Fulfilling the first requirement obtains the
maximum resistance value while the second requirement
results in the minimum value. Consequently, the value of
the resistance (Rchap) should be within the
R,,.<Rch.,< R,,. The minimum value of the resistance is
obtained as:
%in = u o n g Ildisch (8)
while the maximum value of the resistance is obtained as:
='disch '(cdc In(Udc-max lUdc-NOM))
where
UonJ: Value of the dc-voltage, which triggers
the on-line protection;
Udc-NoM:
Nominal dc-voltage;
C,: Energy-storage capacitor;
Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.
Aochen, Germany, 2004
Idiwh: Initial discharging current;
tdj& Discharging time.
To clarify the significance of (8) and (9), a design
example is given here. A prototype SSC is under
development at the Department of Electric Power
Engineering, Chalmers University of Technology,
Sweden (in another project by another student). The
relevant data ofthis prototype is given in TABLE 1.
TABLE 1. Prototype SSC under consmaion.
Converter Model Danfoss VLT 5052 [9]
U0"J 700 v
&.NOM 600 V
Idirch 90 A
cdc 4.1 mF
The discharging time tdirch is selected as R period of the
fundamental frequency (IO ms). This is due to the fact
that the switching frequency of the chopper is designed as
50 Hz and the duty cycle is 50 %. Thus, the discharging
o f the dc capacitor is assumed to be complete within one
switching cycle of the chopper. Applying (8) and (9)
with the data given in TABLE I and taking the
discharging time fdirrh as R period of the fundamental
frequency (IO ms) yields:
R,i.= 7.7 R
R,, = 13.8 R.
Here it is worth to mention that the proposed value of the
resistance by the manufacturer [9] is 12 R , which
belongs to the range R,i.<RCh.,< R-.. A resistor of 9 R
resistance was designed and used in the SSC prototype
given in TABLE I, which shows the significance of (8)
and (9).
VII. CONCLUSIONS
In this paper, the static series compensator (SSC) has
shown the ability to compensate for voltage swells at the
grid side. The voltage swell characteristics and loading
conditions are the factors that determine whether the
energy storage capacitor of the SSC will charge or
discharge during a voltage swell. If the case is that the
energy storage capacitor will charge, the charging process
may be allowed until reaching a predetermined dc-
voltage and then the overvoltage protection must operate.
Overvoltage protection of the SSC can be made on-line
or off-line depending on the reached level of the dc-
voltage. The on-line protection is based on switching a
(9) resistor via a dc-chopper to dissipate the energy excess in
the dc-capacitor. The off-line protection is triggered if the
dc-voltage exceeds its limit and hence the SSC should be
bypassed. Design guidelines for the dc-resistor used with
the chopper are given and verified by an example of a
prototype SSC.
3510
 2004 35th Annual lEEE Power Electronics Specialists Conference Aachen. Germany, 2004

VIII. ACKNOWLEDGMENTS [9] Danfoss Design Guide for Frequency Conveners VLT 5000,
w.Danfoss.com, November 26,2003.
The authors would like to thank Hans Nilesen for his help!
with the experimental setup at Aalborg University,
Denmark. Thanks go to Massimo Bongiorno for APPENDIX A: SYSTEM DATAFOR TEST SETUP
providing the data of the SSC he builds at Chalmers TABLE. 11. SYSXMPARAMETERS OF SSC.
Universitv. Sweden. I ri. nnnv

Ix.REFERENCES
IEEE standard dictionay of electrical and electronics terms, 6’h
edition, IEEE Std 100-1996, IEEE, New York, 1997.
D.S. Don; M.B. Hughes, T.M., Gruzs, R.E. Jurewicz, J.L., LC-Filter
McClaine, i Interpreting recent power quality surveys to define the
electrical environmen1,i IEEE Trons. on lndusny Applrcalions,
vol. 33, no. 6, pp. 1480-1487. 0.2 M V A
D. 0. Koval, R.A. Bocancea, K. Yao, M.B. Hughes, icanadian Grid 0.4 k V
national power quality survey: frequency and duration of voltage 50 Hz
sags and surges at industrial sitesi, IEEE Trans. on lnduslry TABLE. 111. PARAMETERS OF ~NJECT~ONTR~NSFORMER
M
Applimlions, vol. 34, no. 5, pp. 904.910. ssc.
N. H. Woodley; S . Middlekauff: A. Sundaram, i Dynamic Voltage lJI 2.9 k V
Primary Voltage
Restorer Demonstration Project Experiencej in Proc of the SI”
Annuol Power Drsrrlbution Conference,The University of Texas,
Secondary Voltage U, 0.29 k V
Austin, Oct. 19-21,1998 Rated M V A Ssc 0.067MVA
P. K a n a D. Dahler; Amhof, H. Gruning, i Power Supply Quality Short-circuit Impedance zsc 0 . 0 5 ~ ~
Improvement with a Dynamic Voltage Restorer (DVR),i in Prm. TABLE. IV. STEP-UP (Y/A) TRANSFORMER IN TEST-SEI”.
of rhe Applied Power Eleclrronrcs conference and Erposition Primary Voltage 0.4 V
(APEC), 1998, vol. 2, pp. 986-993. Secondary Voltage U2 IO k V
H. Awad, J. Svenssan, iDouble Vector Control for Series
Rated M V A SSC 0.05 M V A
Connected Voltage Source Conveners,i in Proc of (he IEEE
Power Engineering Sociery WiMer Ueeling 2002, vol. 2, pp. 707- Short-Circuit Impedance Zsc 0.03 pu
112. TABLE. V. STEP-DOWN(b/Y) TRANSFORMERlNTEST-Sl3UP.
H. Awad, ivector Control of Static Series Compensator for Primary Voltage U, 10 v
Mitigation of Voltage Dipsi, Licentiate Thesis, Depanment of Secondary Voltage U2 0.4 k V
Electric Power Engineering, Chalmers University of Technology, Rated M V A SSC 0.05 MVA
Gothenburg. Sweden, April 2002 Short-circuit Impedance Zsc 0.036~~
J. G . Nielsen, iDesign and Control of a Dynamic Voltage
Res1orer.i Ph.D Thesis, Institute of Energy Technology, Aalborg
University, 2002. ISBN: 87-8917942-0.

Authorized licensed use limited to: UNIVERSIDAD POLITECNICA SALESIANA. Downloaded on July 04,2022 at 23:13:37 UTC from IEEE Xplore. Restrictions apply.