Professional Documents
Culture Documents
January 2008
74AC541, 74ACT541
Octal Buffer/Line Driver with 3-STATE Outputs
Features General Description
■ ICC and IOZ reduced by 50% The 74AC541 and 74ACT541 are octal buffer/line
■ 3-STATE outputs drivers designed to be employed as memory and
■ Inputs and outputs opposite side of package, allowing address drivers, clock drivers and bus oriented transmitter/
easier interface to microprocessors receivers.
■ Output source/sink 24mA These devices are similar in function to the 74AC244
■ 74AC541 is a non-inverting option of the 74AC540 and 74ACTC244 while providing flow-through architec-
ture (inputs on opposite side from outputs). This pinout
■ 74ACT541 has TTL-compatible inputs
arrangement makes these devices especially useful as
an output port for microprocessors, allowing ease of
layout and greater PC board density.
Ordering Information
Package
Order Number Number Package Description
74AC541SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC541SJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC541MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
74AC541PC N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT541SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT541MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Truth Table
Inputs
OE1 OE2 I Outputs
L L H H
H X X Z
X H X Z
L L L L
H = HIGH Voltage Level
X = Immaterial
L = LOW Voltage Level
Z = High Impedance
Capacitance
Symbol Parameter Conditions Typ. Units
CIN Input Capacitance VCC = OPEN 4.5 pF
CPD Power Dissipation Capacitance for AC VCC = 5.0V 30.0 pF
Power Dissipation Capacitance for ACT 70.0
13.00
12.60 A
11.43
20 11
B
9.50
10.65 7.60
10.00 7.40
2.25
1 10 0.65
PIN ONE 0.51 1.27 1.27
INDICATOR 0.35
0.25 M C B A
LAND PATTERN RECOMMENDATION
0.33
C 0.20
0.10 C
0.30
0.75 0.10 SEATING PLANE
X 45°
0.25
NOTES: UNLESS OTHERWISE SPECIFIED
(R0.10)
A) THIS PACKAGE CONFORMS TO JEDEC
GAGE PLANE
(R0.10) MS-013, VARIATION AC, ISSUE E
0.25 B) ALL DIMENSIONS ARE IN MILLIMETERS.
8°
0° C) DIMENSIONS DO NOT INCLUDE MOLD
FLASH OR BURRS.
1.27 D) CONFORMS TO ASME Y14.5M-1994
0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L
(1.40) DETAIL A F) DRAWING FILENAME: MKT-M20BREV3
SCALE: 2:1
Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
26.92
24.89
PIN #1 7.11
6.09
3.43
(0.97) 1.78 3.17 7.87
7° TYP
5.33 MAX
1.14
7° TYP
2.54 3.55
0.36 3.17 7.62
0.56 0.38 MIN 10.92 MAX
0.20
0.35
.001[.025] C
NOTES:
Figure 4. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS
PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S
WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
Authorized Distributor
Fairchild Semiconductor:
74AC541MTC 74ACT541SC 74AC541SC 74ACT541MTC 74AC541SCX 74AC541SJX 74ACT541SCX
74AC541MTCX 74ACT541MTCX