Professional Documents
Culture Documents
Alienware M17x
Alienware M17x
Quicksilver Design
SYSTEM MCP VR CPU VR
POWER HybridSLI SW PG 19, 21 Dual/Quad Core CPU +MCP_CORE +VCC_CORE/
HybridSLI POWER PG 45 PG 44, 45
A
+5V_MXM1/ +5V_MXM2 Intel +1.05V_VCCP A
LVDS
USB x 2
Audio/ Express Board HDMI Mux
TI TMDS251 DP
B
Amplifier PG 26
Display Port PG 27
B
Audio Jack
MAX9724A DP-C DP-D DP-A
PG 28
USB2.0 UWB/BT MINI-CARD
USBx2 USB2.0
USB2.0
COMBO CONN PG 31
PG 28
SATA2 Express Switch
USB/eSATA
SATA2 PCI-E RICOH
(1437 Pin PBGA)
PG 29
SATA2 USB2.0 Express Card R5538D001
SATA - ODD 35 x 35 mm
SATA2 RGMII (20 QFN)
PG 7~16
Audio/ Express Board 4 x 4 mm
SATA - HDD1 PG 29
33MHz PCI LPC
SATA - HDD2 PG 29 PHY
Broadcom
PC Card/1394 SM Bus SIO
PG 39
B5071A2KFBG
1394 RICOH ITE Magnetic RJ45
(100 BGA)
R5C833T SPI PG 41 PG 41
CardReader ITE8512E 9 x 9 mm PG 40
(128 Pin TQFP) PG
CONN (128 Pin LQFP)
14 x 14 mm 38,39 PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
D
Audio/ Express Board 16 x 16 mm BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
D
PG 34 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
MAX7313 X 3 T/P Board CIR Board
THERMAL PG 36
FLASH Memory PS/2
USER
2MB DELL/FLEX CONFIDENTIAL
SMSC4002 PG 32
INTERFACE Title
(8 Pin SO8W) Keyboard Touchpad CIR
PG 35 PG 34 PG 35
Cover Sheet
Size Document Number Rev
A00
Quicksilver
Date: Monday, March 09, 2009 Sheet 1 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
INDEX
Power States
Page# Description
Control S4/ S5/
1 Schematic Block Diagram
Power Rail S0 S3 S4 S5 G3
Signal M-off M-off
2 Front Page +PWR_SRC N/A V V V V V
43 CHARGER (MAX8731)
+VCC_CORE 1.05V_VCCP
44 CPU Core (MAX8786) _PWRGD V
48 1.05V_SUS/ 1.8V_RUN
49 DCIN,Batt
50 RUN POWER SW
D 51 Power Diagram D
52 PAD& SCREW
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT FRONTPAGE
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Size Document Number Rev
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD A00
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 2 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
BCLK1
A A
BCLK0
MCP79
*ITP700 Flex_NC MCLK0A[2:0]
2 MCLK0A[1:0] USED
MCLK0A[1:0] USED
BCLKOUT_CPU_P MCLK0A[2:0]*
2
BCLKOUT_CPU_N
2
MCS0A[1:0]*
MODT0A[1:0]*
2 2
BCLKOUT_ITP_P MCKE0A[1:0]*
BCLKOUT_ITP_N
BCLK_OUT_NB_P SO-DIMM 0
BCLK_OUT_NB_N MCLK0B[2:0]
MCLK0B[2:0]* NC
LEAVE EMPTY
B LPC_CLK SO-DIMM 1 B
MCLK1B[2:0]
NC
MCLK1B[2:0]*
LPC LPC
FLASH HEADER PE0_REFCLK
PE0_REFCLK*
PE1_REFCLK
32.768 KHZ PE1_REFCLK*
RTC_XTAL
PE2_REFCLK
PE2_REFCLK*
PE3_REFCLK
25.0 MHZ PE3_REFCLK*
XTAL
PE4_REFCLK
PE4_REFCLK*
PE5_REFCLK
PE5_REFCLK*
TV XTAL
TEST PAD
PE6_REFCLK
PHY TEST PAD
PE6_REFCLK*
LAN INTERFACE
BUF_25M
RXC Card Reader
S3 PCI_RESET0#
Card Reader +VTT_CPUCLK
+1.15V_VCCP
PCE/OTHER PCI_RESET0#
MXM_3.0
PCIRST# IFPB_TXC_P
CRT CONN
IFPB_TXC_N
D D
Title
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT CLOCK MAP
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, Size Document Number Rev
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD A00
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 3 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
+RTC_CELL
+5V_ALW2
+3.3V_ALW_1720
A A
MAIN_PWR_SW#
+5V_ALW_ON
+5V_ALW
+3V_ALW_ON
+3V_ALW
SUS_ON
+1.05V_SUS
+3.3V_SUS
1.05V_SUS_PWRGD
SIO_PWRGD_SB
RGMII_25MHZ
PWRGD_SB
SUS_CLK
SLP_RMGT#
B B
+1.1V_RMGT
+3.3V_RMGT
MCP_PWRBTN#
SLP_S5#
+1.5V_DDR
SLP_S3#
STR_EN#
+0.75V_DDR_VTT
1.5V_DDR_PWRGD
RUN_ON
+1.1V_RUN
1.1V_RUN_PWRGD
+MCP_CORE
MCP_PWRGD
+1.8V_RUN
1.8V_RUN_PWRGD
C C
+5V_RUN
+1.5V_RUN
+3.3V_RUN
HWPG
MXM1_PWR_EN
+3.3V_MXM1
+5V_MXM1
MXM2_PWR_EN
+3.3V_MXM2
+5V_MXM2
MXM_RUNPWROK
PS_PWRGD
CPUVDD_EN
+1.05_VCCP
+1.05_RUN
1.05_VCCP_PWRGD
D
+VCC_CORE D
CPU_PWRGD
PCI_CLK
PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.
Title
POWER SEQUENCING
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 4 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
GROUP_0
ADDR
H_A#4 L5 E2 Layout Note: H_D#1 F24 AB24 H_D#33
A[4]# BNR# H_BNR# (7) D[1]# D[33]#
H_A#5 L4 G5 H_D#2 E26 V24 H_D#34
A[5]# BPRI# H_BPRI# (7) Keep 12 mils D[2]# D[34]#
1
H_A#6 K5 H_D#3 G22 V26 H_D#35
A[6]# D[3]# D[35]#
DATA GRP 0
H_A#7 M3 A[7]# DEFER# H5 H_DEFER# (7) spacing and H_D#4 F23 D[4]# D[36]# V23 H_D#36
H_A#8 N2 F21 R5 H_D#5 G25 T22 H_D#37
A[8]# DRDY# H_DRDY# (7) near CPU. D[5]# D[37]#
DATA GRP 2
H_A#9 J1 E1 *62_NC H_D#6 E25 U25 H_D#38
A[9]# DBSY# H_DBSY# (7) D[6]# D[38]#
H_A#10 N3 H_D#7 E23 U23 H_D#39
2
H_A#11 A[10]# H_BR0# H_D#8 D[7]# D[39]# H_D#40
P5 A[11]# BR0# F1 H_BR0# (7) K24 D[8]# D[40]# Y25
H_A#12 P2 R1 51_F H_D#9 G24 W 22 H_D#41
H_A#13 A[12]# H_IERR# 1 H_D#10 D[9]# D[41]# H_D#42
A
L2 A[13]# IERR# D20 2 +1.05V_VCCP J24 D[10]# D[42]# Y23 A
CONTROL
H_A#14 P4 B3 +1.05V_VCCP H_D#11 J23 W 24 H_D#43
A[14]# INIT# H_INIT# (7) D[11]# D[43]#
H_A#15 P1 Layout Note: H_D#12 H22 W 25 H_D#44
A[15]# H_LOCK# (7) D[12]# D[44]#
H_A#16 R1 H4 H_D#13 F26 AA23 H_D#45
A[16]# LOCK# Place R8 D[13]# D[45]#
1
M1 H_D#14 K22 AA24 H_D#46
(7) H_ADSTB#0 H_REQ#[0..4] ADSTB[0]# D[14]# D[46]#
(7) H_REQ#[0..4] RESET# C1 R6 1 2 0 H_RESET# R8 close to H_D#15 H23 D[15]# D[47]# AB25 H_D#47
H_REQ#0 K3 F3 *200_F_NC J26 Y26
H_REQ#1 REQ[0]# RS[0]# H_RS#0 (7) CPU. (7) H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 (7)
H2 REQ[1]# RS[1]# F4 H_RS#1 (7) (7) H_DSTBP#0 H26 DSTBP[0]# DSTBP[2]# AA26 H_DSTBP#2 (7)
H_REQ#2 K2 G3 H25 U22
H_RS#2 (7) (7) H_DINV#0 H_DINV#2 (7)
2
H_REQ#3 REQ[2]# RS[2]# DINV[0]# DINV[2]#
J3 REQ[3]# TRDY# G2 H_TRDY# (7) H_RESET# (7)
H_REQ#4 L1 H_D#[16..31] H_D#[48..63]
H_A#[17..35] REQ[4]# (7) H_D#[16..31] H_D#[48..63] (7)
G6 H_D#16 N22 AE24 H_D#48
(7) H_A#[17..35] HIT# H_HIT# (7) D[16]# D[48]#
H_A#17 Y2 E4 H_D#17 K25 AD24 H_D#49
A[17]# HITM# H_HITM# (7) D[17]# D[49]#
H_A#18 U5 H_D#18 P26 AA21 H_D#50
H_A#19 A[18]# ITP_BPM#0 R13 *0_NC ITP_BPM#0_R H_D#19 D[18]# D[50]# H_D#51
R3 A[19]# BPM[0]# AD4 1 2 R23 D[19]# D[51]# AB22
GROUP_1
ADDR
H_A#20 W6 AD3 ITP_BPM#1 R14 1 2 *0_NC ITP_BPM#1_R Layout Note: CLK_CPU_BCLK H_D#20 L23 AB21 H_D#52 +1.05V_VCCP
A[20]# BPM[1]# D[20]# D[52]#
DATA GRP 1
+1.05V_VCCP H_A#21 U4 AD1 ITP_BPM#2 R16 1 2 *0_NC ITP_BPM#2_R H_D#21 M24 AC26 H_D#53
A[21]# BPM[2]# Place voltage D[21]# D[53]#
2
H_A#22 Y5 AC4 ITP_BPM#3 R691 1 2 *0_NC ITP_BPM#3_R H_D#22 L22 AD20 H_D#54
A[22]# BPM[3]# D[22]# D[54]#
1
H_A#23 U1 AC2 ITP_BPM#4 divider within R7 H_D#23 M23 AE22 H_D#55
XDP/ITP SIGNALS
A[23]# PRDY# D[23]# D[55]#
DATA GRP 3
1 2 ITP_BPM#0_R H_A#24 R4 AC1 ITP_BPM#5 *100_F_NC H_D#24 P25 AF23 H_D#56 R533
R2 *51_F_NC H_A#25 A[24]# PREQ# ITP_TCK
0.5" of GTLREF H_D#25 D[24]# D[56]# H_D#57 *220_F_NC
T5 A[25]# TCK AC5 P23 D[25]# D[57]# AC25
1 2 ITP_BPM#1_R H_A#26 T3 AA6 ITP_TDI pin H_D#26 P22 AE21 H_D#58
1
R4 *51_F_NC H_A#27 A[26]# TDI ITP_TDO CLK_CPU_BCLK# H_D#27 D[26]# D[58]# H_D#59
W2 AB3 T24 AD21
2
ITP_BPM#2_R H_A#28 A[27]# TDO ITP_TMS +1.05V_VCCP H_D#28 D[27]# D[59]# H_D#60 H_DPRSTP#
1 2 W5 A[28]# TMS AB5 R24 D[28]# D[60]# AC22
R3 *51_F_NC H_A#29 Y4 AB6 ITP_TRST# H_D#29 L25 AD23 H_D#61
ITP_BPM#3_R H_A#30 A[29]# TRST# ITP_DBRESET# V_CPU_GTLREF H_D#30 D[29]# D[61]# H_D#62
1 2 U2 A[30]# DBR# C20 T25 D[30]# D[62]# AF22
1
R692 *51_F_NC H_A#31 V4 H_D#31 N25 AC23 H_D#63
H_A#32 A[31]# R9 68 D[31]# D[63]#
(6) ITP_BPM#3_R W3 A[32]# (7) H_DSTBN#1 L26 DSTBN[1]# DSTBN[3]# AE25 H_DSTBN#3 (7)
H_A#33 AA4 THERMAL 1 2 +1.05V_VCCP R10 M26 AF24
A[33]# (7) H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 (7)
H_A#34 AB2 1K_F N24 AC20
A[34]# (7) H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 (7)
B H_A#35 AA3 D21 B
H_PROCHOT# (7)
2
A[35]# PROCHOT# H_THERMDA V_CPU_GTLREF COMP0
(7) H_ADSTB#1 V1 ADSTB[1]# THRMDA A24 H_THERMDA (32) AD26 GTLREF COMP[0] R26 Note:
B25 H_THERMDC CPU_TEST1 C23 MISC U26 COMP1
THRMDC H_THERMDC (32) TEST1 COMP[1] H_DPRTSTP need to daisy chain
1
A6 CPU_TEST2 D25 AA1 COMP2
(7) H_A20M# A20M# TEST2 COMP[2]
1
ICH
2
CPU_TEST6 TEST5 DPRSTP# H_DPSLP#
(7) H_STPCLK# D5 1 2 +1.05V_VCCP A26 B5 H_DPSLP# (7)
2
STPCLK# CPU_TEST7 TEST6 DPSLP# H_DPWR#
(7) H_INTR C6 LINT0 H CLK C3 TEST7 DPW R# D24 H_DPWR# (7)
B4 A22 B22 D6 H_PWRGOOD
(7) H_NMI LINT1 BCLK[0] CLK_CPU_BCLK (7) (7) CPU_BSEL0 BSEL[0] PW RGOOD H_PWRGOOD (7)
A3 A21 B23 D7 H_CPUSLP#
(7) H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# (7) (7) CPU_BSEL1 BSEL[1] SLP# H_CPUSLP# (7)
(7) CPU_BSEL2 C21 BSEL[2] PSI# AE6 H_PSI# (44)
ITP_BPM#1_RM4
ITP_BPM#0_R N5 RSVD[01] C2
H_THERMDA_2_R T2 RSVD[02] H_THERMDA H_THERMDC
RSVD[03] 1 2
H_THERMDC_2_R V3 CPU_PENRYN-ROTATE PAD T1 1 CPU_TEST7
ITP_BPM#2_R B2 RSVD[04] *2200P/50V_0603_NC +1.05V_VCCP +3.3V_RUN +3.3V_RUN CPU_TEST3
1
RESERVED
1
1 2 R198 1 2 *0_NC D3 H_THERMTRIP# R21 H_DPSLP# For the purpose of testability, route these signals
RSVD[08] PAD T4
R17 *51_F_NC R688 1 2 *0_NC F6 H_THERMDA R15 R20 H_DPWR#
RSVD[09] H_THERMDC 100K *100K_NC H_PWRGOOD
PAD T6 through a ground referenced Z0 = 55ohm trace
PAD T5
p479 B1 1K_F H_CPUSLP#
PAD T7 that ends in a via that is near a GND via and is
1
2
C3 C4 C5 GTLREF2
CPU_PENRYN-ROTATE *0.1U/10V_NC *0.1U/10V_NC *0.1U/10V_NC
2
3
Q1
FSB BCLK BSEL2 BSEL1 BSEL0
1
2
2 R88 1 2 0
C GTLREF_CTRL (6) C
C640 R18 533 133 0 0 1
Dual/ Quad core control option.
2
3
Q2
1
1
Layout Note: 2 2 1 R19 *1K_F_NC 800 200 0 1 0
+1.05V_VCCP MMBT3904-7-F R28 10K 1 2 CPU_TEST1
Populate ITP700Flex for bringup Place couple 0.1uF Decoupling caps with in 0.1" ITP
1
connector. R22 *1K_F_NC
1 2 CPU_TEST2 COMP0
Please all of the 0ohm resistor near by ITP connector. COMP1
1
C6 *0.1U/10V_NC COMP2
R24 R26 R27 1 2 CPU_TEST4 COMP3
*51_F_NC 51_F 51_F +1.05V_VCCP +3.3V_SUS
1
R23 *0_NC
R25 CN1 C7 *0.1U/10V_NC 1 2 CPU_TEST6 R29 R30 R31 R32
2
2
ITP_TCK R299 *0_NC TMS VTT1 R33
1 2 5 TCK VTAP 26 1 2 *0_NC Place C close to the CPU_TEST4
ITP_TDO R34 1 2 *0_NC
7 1 2 H_THERMDC_2_R Quad Core:
TDO (32) H_THERMDC_2 R35 pin. Make sure CPU_TEST4 routing
ITP_TRST# 3 *0_NC
TRST#
is reference to GND and away from R29, R31: 49.9ohm (30D000000079G)
R36 *1K_F_NC R37 *150_NC
other noisy signal. R30, R32: 29.9ohm (30D000000142G)
H_RESET# 1 2 12 25 ITP_DBRESET# 1 2
RESET# DBR# Dual Core:
DBA# 24 1 2 ITP_DBRESET_M# (14)
R44 *1K_F_NC R29, R31: 54.9ohm (30D000000084G)
ITP_TCK R398 1 2 *0_NC
11 FBO R30, R32: 27.4ohm (30D000000074G)
ITP disable guidelines
R399 1 2 *0_NC
8 BCLKN Comp0,2 connect with Zo=27.4ohm,Comp1,3 connect with
(7) CLK_ITP_BCLK#
D
(7) CLK_ITP_BCLK
R426 1 2 *0_NC
9 BCLKP BPM0# 23 R429 1 2 *0_NC
ITP_BPM#0 Signal Resistor Value Connect To Resistor Placement Zo=55ohm, make those traces length shorter than D
21 R430 1 2 *0_NC
ITP_BPM#1
BPM1#
19 R432 1 2 *0_NC
ITP_BPM#2 +1.05V_VCCP TDI 150 ohm +/- 5% VTT Within 2.0" of the ITP 0.5".Trace should be at least 25 mils away from any other
BPM2#
10 GND0 BPM3# 17 R433 1 2 *0_NC
ITP_BPM#3 toggling signal.
14 15 R434 1 2 ITP_BPM#4
*0_NC R43 51_F TMS 39 ohm +/- 5% VTT Within 2.0" of the ITP
R38 51_F GND1 BPM4#
16 GND2 BPM5# 13 R435 1 2 *0_NC
ITP_BPM#5 1 2
1 2 ITP_TCK 18 GND3 NC0 4 TRST# 680 ohm +/- 5% GND Within 2.0" of the ITP
20 GND4 NC1 6
R39 51_F 22 GND5 M1 M1 TCK 27 ohm +/- 5% GND Within 2.0" of the ITP Title
1 2 ITP_TRST# M2
M2
TDO Open VTT Within 2.0" of the ITP Penryn (HOST BUS)
*MOLEX_52435-2872_NC Size Document Number Rev
ITP_EN R268 Depop +3VRUN Close to CK410M Pin8 A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 5 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
1
A13 VCC[005] VCC[072] AC12 A19 VSS[006] VSS[087] R22
C23 C13 C14 C24 C15 A15 AC13 A23 R25
22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V VCC[006] VCC[073] VSS[007] VSS[088]
A17 AC15 AF2 T1
2
2
VCC[007] VCC[074] VSS[008] VSS[089]
A18 VCC[008] VCC[075] AC17 B6 VSS[009] VSS[090] T4
A20 VCC[009] VCC[076] AC18 B8 VSS[010] VSS[091] T23
A
B7 VCC[010] VCC[077] AD7 Vccp = 4.5A(max) Before stable B11 VSS[011] VSS[092] T26 A
B9 VCC[011] VCC[078] AD9 B13 VSS[012] VSS[093] U3
+VCC_CORE B10 VCC[012] VCC[079] AD10 Vccp = 2.5A(max) After stable B16 VSS[013] VSS[094] U6
B12 VCC[013] VCC[080] AD12 B19 VSS[014] VSS[095] U21
B14 VCC[014] VCC[081] AD14 B21 VSS[015] VSS[096] U24
B15 VCC[015] VCC[082] AD15 B24 VSS[016] VSS[097] V2
1
1
B17 VCC[016] VCC[083] AD17 C5 VSS[017] VSS[098] V5
C9 C10 C16 C25 C17 B18 AD18 C8 V22
22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V VCC[017] VCC[084] VSS[018] VSS[099]
B20 AE9 C11 V25
2
2
VCC[018] VCC[085] VSS[019] VSS[100]
C9 VCC[019] VCC[086] AE10 C14 VSS[020] VSS[101] W1
C10 VCC[020] VCC[087] AE12 C16 VSS[021] VSS[102] W4
C12 VCC[021] VCC[088] AE13 C19 VSS[022] VSS[103] W 23
8 inside cavity, north side, secondary layer. C13 VCC[022] VCC[089] AE15 C2 VSS[023] VSS[104] W 26
C15 VCC[023] VCC[090] AE17 C22 VSS[024] VSS[105] Y3
C17 VCC[024] VCC[091] AE18 C25 VSS[025] VSS[106] Y6
+VCC_CORE C18 AE20 D1 Y21
VCC[025] VCC[092] VSS[026] VSS[107]
D9 VCC[026] VCC[093] AF9 D4 VSS[027] VSS[108] Y24
D10 VCC[027] VCC[094] AF10 D8 VSS[028] VSS[109] AA2
D12 VCC[028] VCC[095] AF12 D11 VSS[029] VSS[110] AA5
1
1
D14 VCC[029] VCC[096] AF14 D13 VSS[030] VSS[111] AA8
C11 C12 C26 C18 C27 D15 AF15 D16 AA11
22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V VCC[030] VCC[097] VSS[031] VSS[112]
D17 AF17 D19 AA14
2
2
VCC[031] VCC[098] VSS[032] VSS[113]
D18 VCC[032] VCC[099] AF18 D23 VSS[033] VSS[114] AA16
E7 AF20 +1.05V_VCCP D26 AA19
VCC[033] VCC[100] +1.05V_VCCP VSS[034] VSS[115]
E9 VCC[034] E3 VSS[035] VSS[116] AA22
E10 VCC[035] VCCP[01] G21 E6 VSS[036] VSS[117] AA25
+VCC_CORE E12 V6 E8 AB1
VCC[036] VCCP[02] VSS[037] VSS[118]
E13 VCC[037] VCCP[03] J6 E11 VSS[038] VSS[119] AB4
1
E15 K6 + C22 E14 AB8
VCC[038] VCCP[04] 220U/2.5V/ESR15 R40 VSS[039] VSS[120]
E17 VCC[039] VCCP[05] M6 E16 VSS[040] VSS[121] AB11
1
2
VCC[042] VCCP[08] VSS[043] VSS[124]
F9 VCC[043] VCCP[09] N21 F5 VSS[044] VSS[125] AB23
F10 VCC[044] VCCP[10] N6 (5) GTLREF_CTRL F8 GTLREF_CTRL VSS[126] AB26
F12 VCC[045] VCCP[11] R21 F11 VSS[046] VSS[127] AC3
8 inside cavity, south side, secondary layer. F14 VCC[046] VCCP[12] R6 F13 VSS[047] VSS[128] AC6
F15 VCC[047] VCCP[13] T21 F16 VSS[048] VSS[129] AC8
F17 T6 +1.5V_RUN F19 AC11
VCC[048] VCCP[14] VSS[049] VSS[130]
F18 VCC[049] VCCP[15] V21 F2 VSS[050] VSS[131] AC14
+VCC_CORE F20 W 21 F22 AC16
H_BR1#AA7 VCC[050] VCCP[16] VSS[051] VSS[132]
(7) H_BR1# BR1# F25 VSS[052] VSS[133] AC19
AA9 VCC[052] VCCA[01] B26 G4 VSS[053] VSS[134] AC21
AA10 VCC[053] VCCA[02] C26 G1 VSS[054] VSS[135] AC24
1
1
C30 C31 C32 C33 C34 C35 AA13 AD6 C36 C37 G26 AD5
VCC[055] VID[0] VID0 (44) VSS[056] VSS[137]
22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V 22U/6.3V AA15 AF5 0.01U/16V 10U/6.3V_0603 H3 AD8
VID1 (44)
2
2
VCC[057] VID[2] VSS[058] VSS[139]
AA18 VCC[058] VID[3] AF4 VID3 (44) H21 VSS[059] VSS[140] AD13
AA20 VCC[059] VID[4] AE3 VID4 (44) H24 VSS[060] VSS[141] AD16
6 inside cavity, north side, primary layer. AB9 VCC[060] VID[5] AF3 VID5 (44) J2 VSS[061] VSS[142] AD19
AC10 VCC[061] VID[6] AE2 VID6 (44) J5 VSS[062] VSS[143] AD22
AB10 VCC[062] J22 VSS[063] VSS[144] AD25
+VCC_CORE AB12 Layout Note: J25 AE1
VCC[063] VCCSENSE VSS[064] VSS[145]
AB14 AF7 VCCSENSE (44) K1 AE4
AB15
VCC[064] VCCSENSE Place C36 near PIN K4
VSS[065] VSS[146]
AE8
VCC[065] VSS[066] VSS[147] ITP_BPM#3_R (5)
AB17 VCC[066]
B26. K23 VSS[067] VSS[148] AE11
1
C VSS[070] VSS[151] C
L21 VSS[071] VSS[152] AE23
CPU_PENRYN-ROTATE L24 AE26
VSS[072] VSS[153]
M2 VSS[073] VSS[154] A2
6 inside cavity, south side, primary layer. M5 VSS[074] VSS[155] AF6
M22 VSS[075] VSS[156] AF8
M25 VSS[076] VSS[157] AF11
+VCC_CORE N1 AF13
VSS[077] VSS[158]
N4 VSS[078] VSS[159] AF16
N23 VSS[079] VSS[160] AF19
1
VCCSENSE
1
VSSSENSE CPU_PENRYN-ROTATE
C44 C45 C46 C47 C48 C49
1
R42
100_F
Layout out:
2
Title
Penryn (POWER/NC)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 6 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
U2A H_D#[0..63]
H_D#[0..63] (5)
T40 Y43 H_D#0
(5) H_DSTBP#0 CPU_DSTBP0* CPU_D0*
U40 W 42 H_D#1
(5) H_DSTBN#0 CPU_DSTBN0* CPU_D1*
V41 Y40 H_D#2
(5) H_DINV#0 CPU_DBI0* CPU_D2*
W 41 H_D#3
CPU_D3* H_D#4
(5) H_DSTBP#1 W 39 CPU_DSTBP1* CPU_D4* Y39
W 37 V42 H_D#5
(5) H_DSTBN#1 CPU_DSTBN1* CPU_D5*
V35 Y41 H_D#6
(5) H_DINV#1 CPU_DBI1* CPU_D6*
Y42 H_D#7
CPU_D7* H_D#8
(5) H_DSTBP#2 N37 CPU_DSTBP2* CPU_D8* P42
L36 U41 H_D#9
A (5) H_DSTBN#2 CPU_DSTBN2* CPU_D9* A
N35 R42 H_D#10 CLK_CPU_BCLK
(5) H_DINV#2 CPU_DBI2* CPU_D10*
T39 H_D#11 CLK_CPU_BCLK#
CPU_D11* H_D#12
(5) H_DSTBP#3 M39 CPU_DSTBP3* CPU_D12* T42
M41 T41 H_D#13
(5) H_DSTBN#3 CPU_DSTBN3* CPU_D13*
1
J41 R41 H_D#14 C52 C53
(5) H_DINV#3 H_A#[3..35] CPU_DBI3* CPU_D14*
T43 H_D#15 *15P/50V_NC *15P/50V_NC
(5) H_A#[3..35] CPU_D15*
H_A#3 AC34 W 35 H_D#16
2
H_A#4 CPU_A3* CPU_D16* H_D#17
AE38 CPU_A4* CPU_D17* AA37
H_A#5 AE34 W 33 H_D#18
H_A#6 CPU_A5* CPU_D18* H_D#19
AC37 CPU_A6* CPU_D19* W 34
H_A#7 AE37 AA36 H_D#20
H_A#8 CPU_A7* CPU_D20* H_D#21
AE35 CPU_A8* CPU_D21* AA34
H_A#9 AB35 AA38 H_D#22 CLK_ITP_BCLK
H_A#10 CPU_A9* CPU_D22* H_D#23 CLK_ITP_BCLK#
AF35 CPU_A10* CPU_D23* AA35
H_A#11 AG35 U38 H_D#24
H_A#12 CPU_A11* CPU_D24* H_D#25
AG39 CPU_A12* CPU_D25* U36
1
H_A#13 AE33 U35 H_D#26 C54 C55
H_A#14 CPU_A13* CPU_D26* H_D#27 *15P/50V_NC *15P/50V_NC
AG37 CPU_A14* CPU_D27* U33
H_A#15 AG38 U34 H_D#28
2
H_A#16 CPU_A15* CPU_D28* H_D#29
AG34 CPU_A16* CPU_D29* W 38
H_A#17 AN38 R33 H_D#30
H_A#18 CPU_A17* CPU_D30* H_D#31
AL39 CPU_A18* CPU_D31* U37
H_A#19 AG33 N34 H_D#32
H_A#20 CPU_A19* CPU_D32* H_D#33
Termination H_A#21
AL33 CPU_A20* CPU_D33* N33
H_D#34
AJ33 CPU_A21* CPU_D34* R34
+1.05V_VCCP H_A#22 AN36 R35 H_D#35
H_A#23 CPU_A22* CPU_D35* H_D#36
AJ35 CPU_A23* CPU_D36* P35
H_A#24 AJ37 R39 H_D#37
H_A#25 CPU_A24* CPU_D37* H_D#38
AJ36 CPU_A25* CPU_D38* R37
1
1
AE36 P41 H_D#50
(5) H_ADSTB#0 CPU_ADSTB0* CPU_D50*
AK35 N41 H_D#51 R46 R47 R48 R49
(5) H_ADSTB#1 CPU_ADSTB1* CPU_D51*
N40 H_D#52 *150_NC *150_NC *150_NC *51_F_NC
CPU_D52* H_D#53
(5) H_REQ#0 AC38 CPU_REQ0* CPU_D53* M40
1
2
R50 R51 R52 CPU_REQ1* CPU_D54* H_D#55 H_NMI
(5) H_REQ#2 AC39 CPU_REQ2* CPU_D55* K42
*1K_NC *1K_NC *1K_NC AC33 H41 H_D#56 H_INTR
(5) H_REQ#3 CPU_REQ3* CPU_D56*
AC35 L41 H_D#57 H_PWRGOOD
(5) H_REQ#4 CPU_REQ4* CPU_D57*
H43 H_D#58 H_CPUSLP#
2
CPU_D58* H_D#59
(5) H_ADS# AD42 CPU_ADS* CPU_D59* H42
CPU_BSEL0 AD43 K41 H_D#60
(5) H_BNR# CPU_BNR* CPU_D60*
CPU_BSEL1 AE40 J40 H_D#61
(5) H_BR0# CPU_BR0* CPU_D61*
CPU_BSEL2 H_BR1# AL32 H39 H_D#62
(6) H_BR1# CPU_BR1* CPU_D62*
AD39 M43 H_D#63
(5) H_DBSY# CPU_DBSY* CPU_D63*
(5) H_DRDY# AD41 CPU_DRDY*
(5) H_HIT# AB42 CPU_HIT* CPU_BPRI* AA41 H_BPRI# (5)
+1.05V_VCCP AD40 AA40
(5) H_HITM# CPU_HITM* CPU_DEFER* H_DEFER# (5)
(5) H_LOCK# AC43 CPU_LOCK*
AE41 G42 CLK_CPU_BCLK
C (5) H_TRDY# CPU_TRDY* BCLK_OUT_CPU_P CLK_CPU_BCLK (5) C
G41 CLK_CPU_BCLK#
BCLK_OUT_CPU_N CLK_CPU_BCLK# (5)
E41 CPU_PECI
AJ41 AL43 CLK_ITP_BCLK
(5) H_PROCHOT# CPU_PROCHOT* BCLK_OUT_ITP_P CLK_ITP_BCLK (5)
L1 AG43 AL42 CLK_ITP_BCLK#
(5,32) H_THERMTRIP# CPU_THERMTRIP* BCLK_OUT_ITP_N CLK_ITP_BCLK# (5)
BLM18PG181SN1D H_FERR# AH40
(5) H_FERR# CPU_FERR*
RES0603 AL41 BCLK_FEEDBACK_P
+V_PLL_CPU CPU_BSEL2 BCLK_OUT_NB_P BCLK_FEEDBACK_N
1 2 (5) CPU_BSEL2 F42 CPU_BSEL2 BCLK_OUT_NB_N AK42
(5) CPU_BSEL1
CPU_BSEL1 D42 CPU_BSEL1
<--- Reserve enough space
CPU_BSEL0 F41 AK41 "BCLK_FEEDBACK_P/N" length routing.
(5) CPU_BSEL0 CPU_BSEL0 BCLK_IN_N
1
CPU_RS0* CPU_A20M*
(5) H_RS#1 AB41 CPU_RS1* CPU_IGNNE* AH39 H_IGNNE# (5)
(5) H_RS#2 AC42 CPU_RS2* CPU_INIT* AH42 H_INIT# (5)
AF42 H_INTR
CPU_INTR H_INTR (5)
+V_PLL_CPU AG27 AG41 H_NMI
+V_DLL_DLCELL_AVDD CPU_NMI H_NMI (5)
AH27 +V_PLL_MCLK CPU_SMI* AH41 H_SMI# (5)
AG28 +V_PLL_FSB
+1.05V_VCCP +1.05V_VCCP AH28 AH43 H_PWRGOOD
+V_PLL_CPU CPU_PW RGD H_PWRGOOD (5)
CPU_RESET* H38 H_RESET# (5)
BCLK_VML_COMP_VDD AM39 BCLK_VML_COMP_VDD
1
D D
R55 R56
49.9_F 49.9_F +V_DLL_DLCELL_AVDD +V_PLL_MCLK +V_PLL_FSB +V_PLL_CPU
150mA with RUN rail 20mA with RUN rail 29mA with RUN rail 15mA with RUN rail
2
U2B U2C
DDR_A_DQS[0..7] (17) DDR_B_DQS[0..7] (18)
(17) DDR_A_D[0..63] DDR_A_DQS#[0..7] (17) (18) DDR_B_D[0..63] DDR_B_DQS#[0..7] (18)
MEMORY CONTROL 1A
MDQ0_7 MCLK0A_1_P DDR_A_CLK_1 (17) MDQ1_7 MCLK1A_1_P DDR_B_CLK_1 (18)
MEMORY CONTROL 0A
(18) DDR_B_DM[0..7]
MCP79-SLI MCP79-SLI
Layout Notice:
Memory Data Signal Group
MCP79 BGA Breakout (<175ps): Route at 50 ohm impedance and 1.5x dielectric height spacing.
After Breakout: Route at 40 ohm impedance and 4x(Microstrip) or 3x(Stripline) dielectric spacing.
DIMM Fan-in (<90ps): Route at 40 ohm impedance and 1.5x dielectric height spacing.
U2D
+V_VPLL
AU33 MCLK0B_2_P MCLK1B_2_P BA41
39mA with RUN rail AU34 MCLK0B_2_N MCLK1B_2_N BB41
MEMORY CONTROL 0B
BB24 AY23
MEMORY CONTROL 1B
A MCLK0B_1_P MCLK1B_1_P +1.5V_DDR +5V_ALW A
+V_PLL_XREF_XS BC24 MCLK0B_1_N MCLK1B_1_N BA23
1
BB21 MCLK0B_0_N MCLK1B_0_N AY20
2
MCS0B_1* MCS1B_1* MEM_RESET# Q5 +1.5V_DDR
1 x ferrite bead
3
+V_PLL_DP AN17 AY16 MMBT3904-7-F R60 15.4K_F
2 x 4.7uF X5R ceramic MODT0B_0 MODT1B_0
AN15 MODT0B_1 MODT1B_1 BC13 2 1 2
12mA with RUN rail 1 x 2.2uF X7R ceramic
1
+1.05V_VCCP 2
1
AV23 MCKE0B_0 MCKE1B_0 BA30
L2 AN25 BA31 C56 R59
BLM18PG181SN1D MCKE0B_1 MCKE1B_1 Q4 0.1U/10V *15.4K_F_NC
2
RES0603 BSS138-7-F
2
1 2 +V_PLL_XREF T27 +V_PLL_XREF_XS
U28 +V_PLL_DP
U27 +V_PLL_CORE
1
1
B AP12 GND2 +VDD_MEM4 AM23 318mA for S0 Idle B
G30 AM25 C59 C60 C61 C64
GND3 +VDD_MEM5 4.7U/6.3V_0603 0.1U/10V 0.1U/10V 0.1U/10V
P10 AM27 1 x 10uF ceramic
2
GND4 +VDD_MEM6 CAP0603
T10 GND5 +VDD_MEM7 AM29
T6 GND6 +VDD_MEM8 AN16 9 x 0.1uF X7R ceramic
V10 GND7 +VDD_MEM9 BC29
V34 GND8 +VDD_MEM10 AN20
W5 GND9 +VDD_MEM11 AN24
AA39 GND10 +VDD_MEM12 AT17
AB22 GND11 +VDD_MEM13 AP16
AB7 GND12 +VDD_MEM14 AN22
1
AD22 GND13 +VDD_MEM15 AP20
AE20 AP24 C67 C68 C69 C70 C142
GND14 +VDD_MEM16 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
AF24 AV16
2
GND15 +VDD_MEM17
1
1
BC21 GND25 +VDD_MEM27 AT21
AY9 AY29 C143 C424 C426 C425
R64 GND26 +VDD_MEM28 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
BC9 AV24
2
40.2_F GND27 +VDD_MEM29
D34 GND28 +VDD_MEM30 AU20
F24 AU22
2
GND29 +VDD_MEM31
G32 GND30 +VDD_MEM32 AW 27
C
H31 GND31 +VDD_MEM33 BC17 C
+1.5V_RUN K7 AV20
GND32 +VDD_MEM34
M38 GND33 +VDD_MEM35 AY17
M5 GND34 +VDD_MEM36 AY18
M6 GND35 +VDD_MEM37 AM15
M7 GND36 +VDD_MEM38 AU18
M9 GND37 +VDD_MEM39 AY25
Layout Notice: N39 GND38 +VDD_MEM40 AY26 1217- AC Stitch Cap +1.5V_RUN
N8 GND39 +VDD_MEM41 AW 19
1. 40.2 +-1% ohm to +1.5V_SUS less than 1 inch P33 GND40 +VDD_MEM42 AW 24
from MCP79 for DDR3. P34 GND41 +VDD_MEM43 BC25
P37 GND42 +VDD_MEM44 AL30
2. Route with 7 mils trace width and 8 mils P4 GND43 +VDD_MEM45 AM31
P40
spacing to termination resisitor. GND44
1
P7 GND45 GND55 T33
R36 T34 C71 C72 C73
GND46 GND56 0.1U/10V 0.1U/10V 0.1U/10V
R40 T35
2
GND47 GND57
R43 GND48 GND58 T37
R5 GND49 GND59 T38
T18 GND50 GND60 T7
T20 GND51 GND61 T9
AK11 GND52 GND62 U18
T24 GND53 GND63 U20
T26 GND54 GND64 U22
MCP79-SLI
D D
Title
MCP79_C (MEM POWER)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 9 of 61
1 2 3 4 5 6 7 8
5 4 3 2 1
PCIE_MTX_GRX_P[0..7] (19)
PCIE_MTX_GRX_N[0..7] (19)
PCIE_MTX_GRX_P[8..15] (21)
(19) PCIE_MRX_GTX_P[0..7] PCIE_MTX_GRX_N[8..15] (21)
U2E
(19) PCIE_MRX_GTX_N[0..7]
(21) PCIE_MRX_GTX_P[8..15]
(21) PCIE_MRX_GTX_N[8..15]
PCIE_MRX_GTX_P0 F7 C5 PCIE_MTX_GRX_C_P0 C81 1 2 0.1U/10V PCIE_MTX_GRX_P0
PCIE_MRX_GTX_N0 PE0_RX0_P PE0_TX0_P PCIE_MTX_GRX_C_N0 C74 0.1U/10V PCIE_MTX_GRX_N0
E7 PE0_RX0_N PE0_TX0_N D4 1 2
PCIE_MRX_GTX_P1 D7 C4 PCIE_MTX_GRX_C_P1 C82 1 2 0.1U/10V PCIE_MTX_GRX_P1
PCIE_MRX_GTX_N1 PE0_RX1_P PE0_TX1_P PCIE_MTX_GRX_C_N1 C83 0.1U/10V PCIE_MTX_GRX_N1
C7 PE0_RX1_N PE0_TX1_N B4 1 2
PCIE_MRX_GTX_P2 E6 A4 PCIE_MTX_GRX_C_P2 C85 1 2 0.1U/10V PCIE_MTX_GRX_P2
PCIE_MRX_GTX_N2 PE0_RX2_P PE0_TX2_P PCIE_MTX_GRX_C_N2 C84 0.1U/10V PCIE_MTX_GRX_N2
PCIE_MRX_GTX_P3
F6
E5
PE0_RX2_N PCIE PE0_TX2_N A3
B3 PCIE_MTX_GRX_C_P3 C75
1
1
2
2 0.1U/10V PCIE_MTX_GRX_P3
D
PCIE_MRX_GTX_N3 PE0_RX3_P PE0_TX3_P PCIE_MTX_GRX_C_N3 C86 0.1U/10V PCIE_MTX_GRX_N3 D
PCIE Layout Notice: PCIE_MRX_GTX_P4
F5 PE0_RX3_N PE0_TX3_N B2
PCIE_MTX_GRX_C_P4 C76
1 2
0.1U/10V PCIE_MTX_GRX_P4
E4 PE0_RX4_P PE0_TX4_P C1 1 2
MCP79 BGA Breakout (<27ps): PCIE_MRX_GTX_N4 E3 PE0_RX4_N PE0_TX4_N D1 PCIE_MTX_GRX_C_N4 C88 1 2 0.1U/10V PCIE_MTX_GRX_N4
PCIE_MRX_GTX_P5 C3 D2 PCIE_MTX_GRX_C_P5 C87 1 2 0.1U/10V PCIE_MTX_GRX_P5
Route at 50 ohm impedance and 1.5x dielectric height spacing. PCIE_MRX_GTX_N5 D3
PE0_RX5_P PE0_TX5_P
E1 PCIE_MTX_GRX_C_N5 C89 1 2 0.1U/10V PCIE_MTX_GRX_N5
PE0_RX5_N PE0_TX5_N
After Breakout: PCIE_MRX_GTX_P6 G5 PE0_RX6_P PE0_TX6_P E2 PCIE_MTX_GRX_C_P6 C91 1 2 0.1U/10V PCIE_MTX_GRX_P6
PCIE_MRX_GTX_N6 H5 F2 PCIE_MTX_GRX_C_N6 C90 1 2 0.1U/10V PCIE_MTX_GRX_N6
Route at 50 Signal end and 90 ohm differential. PCIE_MRX_GTX_P7 J7
PE0_RX6_N PE0_TX6_N
F3 PCIE_MTX_GRX_C_P7 C93 1 2 0.1U/10V PCIE_MTX_GRX_P7
PE0_RX7_P PE0_TX7_P
Inter-pair spacing 4x (Microstrip) dielectric height spacing 3x (Stripline) PCIE_MRX_GTX_N7 J6 PE0_RX7_N PE0_TX7_N F4 PCIE_MTX_GRX_C_N7 C92 1 2 0.1U/10V PCIE_MTX_GRX_N7
PCIE_MRX_GTX_P8 J5 G3 PCIE_MTX_GRX_C_P8 C77 1 2 0.1U/10V PCIE_MTX_GRX_P8
dielectric height spacing. PCIE_MRX_GTX_N8 J4
PE0_RX8_P PE0_TX8_P
H4 PCIE_MTX_GRX_C_N8 C94 1 2 0.1U/10V PCIE_MTX_GRX_N8
PCIE_MRX_GTX_P9 PE0_RX8_N PE0_TX8_N PCIE_MTX_GRX_C_P9 C96 0.1U/10V PCIE_MTX_GRX_P9
L11 PE0_RX9_P PE0_TX9_P H3 1 2
PCIE_MRX_GTX_N9 L10 H2 PCIE_MTX_GRX_C_N9 C95 1 2 0.1U/10V PCIE_MTX_GRX_N9
PCIE_MRX_GTX_P10 PE0_RX9_N PE0_TX9_N PCIE_MTX_GRX_C_P10 C97 0.1U/10V PCIE_MTX_GRX_P10
L9 PE0_RX10_P PE0_TX10_P H1 1 2
PCIE_MRX_GTX_N10 L8 J1 PCIE_MTX_GRX_C_N10 C99 1 2 0.1U/10V PCIE_MTX_GRX_N10
PCIE_MRX_GTX_P11 PE0_RX10_N PE0_TX10_N PCIE_MTX_GRX_C_P11 C98 0.1U/10V PCIE_MTX_GRX_P11
L7 PE0_RX11_P PE0_TX11_P J2 1 2
PCIE_MRX_GTX_N11 L6 J3 PCIE_MTX_GRX_C_N11 C101 1 2 0.1U/10V PCIE_MTX_GRX_N11
PCIE_MRX_GTX_P12 PE0_RX11_N PE0_TX11_N PCIE_MTX_GRX_C_P12 C100 0.1U/10V PCIE_MTX_GRX_P12
N11 PE0_RX12_P PE0_TX12_P K2 1 2
PCIE_MRX_GTX_N12 N10 K3 PCIE_MTX_GRX_C_N12 C78 1 2 0.1U/10V PCIE_MTX_GRX_N12
PCIE_MRX_GTX_P13 PE0_RX12_N PE0_TX12_N PCIE_MTX_GRX_C_P13 C102 0.1U/10V PCIE_MTX_GRX_P13
N9 PE0_RX13_P PE0_TX13_P L4 1 2
PCIE_MRX_GTX_N13 P9 L3 PCIE_MTX_GRX_C_N13 C79 1 2 0.1U/10V PCIE_MTX_GRX_N13
PCIE_MRX_GTX_P14 PE0_RX13_N PE0_TX13_N PCIE_MTX_GRX_C_P14 C103 0.1U/10V PCIE_MTX_GRX_P14
N7 PE0_RX14_P PE0_TX14_P M4 1 2
R67 1 2 *0_NC PCIE_MRX_GTX_N14 N6 M3 PCIE_MTX_GRX_C_N14 C104 1 2 0.1U/10V PCIE_MTX_GRX_N14
(19) MXM1_PRESENT# R78 PE0_RX14_N PE0_TX14_N
(12) MXM_ON#
1 2 0 PCIE_MRX_GTX_P15 N5 PE0_RX15_P PE0_TX15_P M2 PCIE_MTX_GRX_C_P15 C80 1 2 0.1U/10V PCIE_MTX_GRX_P15
PCIE_MRX_GTX_N15 N4 M1 PCIE_MTX_GRX_C_N15 C105 1 2 0.1U/10V PCIE_MTX_GRX_N15
PE0_RX15_N PE0_TX15_N
R141 1 2 0 MXM2_PRESENT#_R R424 1 2 *0_NC PE0_PRESENT# C9 E11
PE0_PRSNT_16* PE0_REFCLK_P CLK_PCIE_VGA1 (19)
PE0_REFCLK_N D11 CLK_PCIE_VGA1# (19)
C Express Card (39) CARD_CLK_REQ# D5 PEB_CLKREQ-GPIO_49* PE1_REFCLK_P G11 CLK_PCIE_EXPCARD (39)
C
D1 1 2 SDMK0340L-7-F D9 F11
(33,39) EXPRCRD_PWREN# PEB_PRSNT* PE1_REFCLK_N CLK_PCIE_EXPCARD# (39)
(30) MINI1CLK_REQ#
E8 PEC_CLKREQ-GPIO_50* PE2_REFCLK_P J11 CLK_PCIE_MINI1 (30)
WLAN C10 PEC_PRSNT* PE2_REFCLK_N J10 CLK_PCIE_MINI1# (30)
1
2.2U/16V_0603 1U/6.3V 1U/6.3V 0.1U/10V 0.1U/10V 0.1U/10V W 16 P12 C114
2
2
2 x 1uF X5R ceramic +DVDD0_PEX7 +AVDD0_PEX7
U16 +DVDD0_PEX8 +AVDD0_PEX8 T12
2 x 0.1uF X7R ceramic +AVDD0_PEX9 U12 Stitch Cap 2 x 1uF X5R ceramic
T19 AC12
U19
+DVDD1_PEX1 +AVDD0_PEX10
AD12
2 x 0.1uF X7R ceramic
+1.05V_RUN +DVDD1_PEX2 +AVDD0_PEX11
+AVDD0_PEX12 V12
L4 W 12
BLM18PG181SN1D +AVDD0_PEX13
1
+AVDD1_PEX1 M13
1 2 +1.05V_PE_PLL T16 N13 C119 C120 C429 C430 C123
+V_PLL_PEX +AVDD1_PEX2 0.1U/10V 0.1U/10V 1U/6.3V 1U/6.3V 2.2U/16V_0603
P13
2
+AVDD1_PEX3
1
A +3.3V_RUN +3.3V_SUS A
C163 C126
*0.047U/10V_NC 0.047U/10V
1 2 Layout Notice: 1 2
5
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 10 of 61
5 4 3 2 1
5 4 3 2 1
1
U2F C131
C128 C129 C130 2.2U/16V_0603
1x 2.2uF X5R ceramic
J24 0.1U/10V 4.7U/6.3V_0603 0.1U/10V CAP0603
2
+3.3V_DUAL_RMGT1 CAP0603 1 x 0.1uF X7R ceramic
1 x ferrite bead (40) RGMII_RXD[0..3] +3.3V_DUAL_RMGT2 K24
1 x 4.7uF X5R ceramic RGMII_RXD0 C23
RGMII_RXD1 RGMII_RXD0
1 x 0.1uF X7R ceramic B23 RGMII_RXD1 +V_DUAL_RMGT1 U23
RGMII_RXD2 E24 V23
RGMII_RXD3 RGMII_RXD2 +V_DUAL_RMGT2
A24 RGMII_RXD3
+1.05V_RMGT A23 E28 MII_VREF
D (40) RGMII_RXCLK RGMII_RXC-MII_RXCLK MII_VREF D
(40) RGMII_RXCTL C22 RGMII_RXCTL-MII_RXDV RGMII_TXD[0..3] (14,40)
B24 R121 1 22 2 RGMII_TXD0 +3.3V_RMGT
RGMII_TXD0
1
1
BLM18PG181SN1D LVDS_DDC_SEL B22 D25 R140 1 22 2 RGMII_TXD3 R75 22
(26) LVDS_DDC_SEL MII_CRS-GPIO_21-MSMB_CLK RGMII_TXD3
RES0603 D24 RGMII_TXCLK_C 1 2 R80
RGMII_TXC/MII_TXCLK RGMII_TXCLK (40)
+1.1V_DUAL_PLL_MAC R76 10K C26 1.47K_F
RGMII_TXCTL-MII_TXEN
1 2 J22 RGMII_TXCTL (40)
2
2
+1.05V_DUAL_PLL_MAC T23 RGMII_MDC MII_VREF
+V_DUAL_MACPLL RGMII_MDIO C21 RGMII_MDIO (40)
RGMII_PWRDWN
RGMII_PWRDWN (40)
1
+3.3V_RMGT R81 1 2 49.9_F MII_COMP_VDD C27 G23
MII_COMP_VDD RGMII_PW RDW N-GPIO_37
1
1
R82 *22_NC R83 C134
C132 C133 R77 1 2 49.9_F MII_COMP_GND B27 E23 RGMII_25MHz_C 1 2 1.47K_F 0.1U/10V
MII_COMP_GND BUF_25MHZ RGMII_25MHz (40)
4.7U/6.3V_0603 2.2U/16V_0603
2
2
CAP0603 CAP0603
2
J23 RGMII_RESET#
MII_RESET* RGMII_RESET# (40)
+V_RGB_DAC
C39 RGB_DAC_RSET +V_RGB_DAC J32
B38 RGB_DAC_VREF +V_TV_DAC +V_TV_DAC K32
1
A39 1 x 4.7uF X5R ceramic
RGB_DAC_GREEN
1
1
D38 RES0603
2
2
XTALOUT_TV C135 C136
TV_DAC_RED A36
RGMII_PWRDWN B36 22P/50V *22P/50V_NC +V_RGB_DAC
2
TV_DAC_GREEN
(26) LVDS_MEM_DDC_SEL E16 GPIO_6-FERR-IGPU_GPIO_6* TV_DAC_BLUE C36
1
(26,27) CAD_SINK B15 GPIO_7-NFERR-GPU_GPIO_7* TV_DAC_HSYNC-GPIO_44 D36 EMI
1
C37 R87
RGMII_RESET# TV_DAC_VSYNC-GPIO_45 C138 C139
(23) MCP_BIA_PWM G39 LCD_BKL_CTL-GPIO_57 MXM2_PWR_EN (21,22)
E37 0 *0.1U/10V_NC *4.7U/6.3V_0603_NC
(23) MCP_PANEL_BKEN
2
LCD_BKL_ON-GPIO_59
1
2
LCD_PANEL_PW R-GPIO_58
R85 D35 HDMI_TXC_P-ML0_LANE3_P WWAN_RADIO_DIS# (31)
4.7K E35 HDMI_TXC_N-ML0_LANE3_N R246 1 2 8.2K_F +3.3V_RUN
2
1
DP_HPD_SINK H33 A32
HDMI_TXD2_N-ML0_LANE0_N IFPA_TXD0_N MCP_LCD_A0- (23)
C150 0.1U/10V D32 R211 R244
IFPA_TXD1_P MCP_LCD_A1+ (23)
1
2
R100 *1K_F_NC IFPA_TXD2_N
IFPA_TXD3_P B34 MCP_LCD_A3+ (23)
C31 C34 MCP_CRT_CLK
(26,27) HDMI_DET MCP_LCD_A3- (23)
2
B
FLAT IFPB_TXC_N K31 MCP_LCD_BCLK- (23)
B
1 2 +VDD_IFPAB J29 +3.3V_RUN
+1.8V_RUN IFPB_TXD4_P MCP_LCD_B0+ (23)
PANEL IFPB_TXD4_N H29 MCP_LCD_B0- (23)
1
+VDD_IFPAB JP2
SHORT_PAD L29
IFPB_TXD5_P MCP_LCD_B1+ (23)
C140 C141 K29
IFPB_TXD5_N MCP_LCD_B1- (23)
190mA with RUN rail 4.7U/6.3V_0603 0.1U/10V L30 MCP_LCD_B2+ (23)
2
IFPB_TXD6_P
1
CAP0603 M27 K30
+VDD_IFPA IFPB_TXD6_N MCP_LCD_B2- (23)
1 x 4.7uF X5R ceramic M26 N30 R90 R91
+VDD_IFPB IFPB_TXD7_P MCP_LCD_B3+ (23)
M30 2.7K_F 2.7K_F
IFPB_TXD7_N MCP_LCD_B3- (23)
1 x 0.1uF X7R ceramic +V_PLL_IFPAB M28 +V_PLL_IFPAB
M29 C30 MCP_HDMI_CLK
MCP_HDMI_CLK (26)
2
R86 +V_PLL_HDMI DDC_CLK2-GPIO_23
1 2 0 DDC_DATA2-GPIO_24 B30 MCP_HDMI_DAT
MCP_HDMI_DAT (26)
MCP_HDMI_CLK
R89 1 2 0 T25 D31 MCP_DP_CLK MCP_HDMI_DAT
+VDD_HDMI DDC_CLK3 MCP_DP_CLK (26)
E31 MCP_DP_DAT
DDC_DATA3 MCP_DP_DAT (26)
HDMI_REST J31
HDMI_VPROBE HDMI_RSET IFPAB_REST
J30 HDMI_VPROBE IFPAB_RSET E32
G31 IFPAB_VPROBE +3.3V_RUN
IFPAB_VPROBE
1
1
1
1
R92 C144 MCP79-SLI C145 R93
1K_F *0.1U/10V_NC *0.1U/10V_NC *1K_F_NC
1
2
2
R94 R95
2
2
2.7K_F 2.7K_F
+V_PLL_IFPAB +V_PLL_HDMI
2
+3.3V_RUN 8mA with RUN rail 8mA with RUN rail MCP_DP_CLK
MCP_DP_DAT
A 1 x 4.7uF X5R ceramic A
JP3
2 x 0.1uF X7R ceramic Layout Notice: Layout Notice:
1 2 +V_PLL_IFPAB 1K ohm +- 1% to GND and route 20 mil trace-width to 1K ohm +- 1% to GND and route 20 mil trace-width to
SHORT_PAD
resistor. Max length 750 mil from MCP79 resistor. Max length 750 mil from MCP79
1
0.1uF to GND and route 20 mil trace-width to resistor. 0.01uF to GND and Max length 500 mil from MCP79.
C146 C147 C148
4.7U/6.3V_0603 0.1U/10V 0.1U/10V Max length 750 mil from MCP79. Title
2
CAP0603
MCP79_E (LAN,DISPLAY)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 11 of 61
5 4 3 2 1
5 4 3 2 1
1
WLAN_RADIO_DIS# T4 P3 WWAN_PCIE_RST# C151
(30) WLAN_RADIO_DIS# PCI_REQ4#-GPIO_52-RS232_SIN* PCI_GNT4#-GPIO_53-RS232_SOUT* WWAN_PCIE_RST# (31)
Cap placed within C149 15P/50V
*10p/50V_NC
500 mil of MCP79.
2
PCI_AD0 AC3 AA3
PCI_AD0 PCI_CBE0* PCI_C_BE0# (38)
PCI_AD1 AE10 AA6
D PCI_AD1 PCI_CBE1* PCI_C_BE1# (38) D
PCI_AD2 AC4 AA11
PCI_AD2 PCI_CBE2* PCI_C_BE2# (38)
PCI_AD3 AE11 W 10
PCI_AD3 PCI_CBE3* PCI_C_BE3# (38)
PCI_AD4 AB3
PCI_AD5 PCI_AD4 PCI_DEVSEL#
AC6 PCI_AD5 PCI_DEVSEL* AA9 PCI_DEVSEL# (38)
PCI_AD6 AB2 Y4 PCI_FRAME#
PCI_AD6 PCI_FRAME* PCI_FRAME# (38)
PCI_AD7 AC7 AA10 PCI_IRDY#
PCI_AD7 PCI_IRDY* PCI_IRDY# (38)
PCI_AD8 AC8 Y1 PCI_PAR
PCI_AD8 PCI_PAR PCI_PAR (38)
PCI_AD9 AA2 AB9 PCI_PERR#
PCI_AD9 PCI_PERR#-GPIO_43-RS232_DCD* PCI_PERR# (38)
PCI_AD10 PCI_SERR#
PCI_AD11
AC9
AC10
PCI_AD10 PCI PCI_SERR* AA7
Y2 PCI_STOP#
PCI_SERR# (38)
PCI_STOP# (38)
PCI_AD12 PCI_AD11 PCI_STOP*
AC11 PCI_AD12
PCI_AD13 AA1 T1
PCI_AD13 PCI_PME-GPIO_30* PCI_PME# (38)
PCI_AD14 AA5
PCI_AD15 PCI_AD14
Y5 PCI_AD15
PCI_AD16 W3 R10 PCI_RESET0# R97 1 2 33
PCI_AD16 PCI_RESET0* STR_EN# (46,50)
PCI_AD17 W6 R11 PCI_RESET1# R99 1 2 33
PCI_AD17 PCI_RESET1* PCI_RST# (34,38)
PCI_AD18 W4
PCI_AD19 PCI_AD18
W7 PCI_AD19
PCI_AD20 V3 R6 PCI_CLK0 R98 1 2 22
PCI_AD20 PCI_CLK0 CLK_PCI_PCCARD (38)
PCI_AD21 W8 R7
PCI_AD22 PCI_AD21 PCI_CLK1 PCI_CLK2 R101 1
V2 PCI_AD22 PCI_CLK2 R8 2 22
PCI_AD23 W9
PCI_AD24 PCI_AD23 PCI_CLKIN
U3 R9
PCI_AD25 W 11
PCI_AD24 PCI_CLKIN Termination
PCI_AD26 PCI_AD25
PCI_AD27
U2 PCI_AD26 Layout Notice:
U5 PCI_AD27
PCI_AD28 U1 Serise resistor placed within RP1
+3.3V_RUN
PCI_AD29 PCI_AD28 PCI_DEVSEL#
U6 PCI_AD29 500 mil of MCP79. 6 5
PCI_AD30 T5 PCI_SERR# 7 4 PCI_IRDY#
PCI_AD31 PCI_AD30 PCI_PERR# PCI_TRDY#
C U7 PCI_AD31 8 3 C
WLAN_RADIO_DIS# 9 2 PCI_STOP#
LPC_FRAME#_C (14)
PCI_INTW# P2 AD4 LPC_FRAME#_C R102 1 2 22 10 1 PCI_FRAME#
(38) PCI_INTW# PCI_INTW * LPC_FRAME* LPC_LFRAME# (31,33,34) +3.3V_RUN
PCI_INTX# N3 AE12
(38) PCI_INTX# PCI_INTX* LPC_PW RDW N#-GPIO_54-EXT_NMI* WPAN_RADIO_DIS_MINI# (31)
PCI_INTY# 8.2KX8
PCI_INTZ#
N2
N1
PCI_INTY* LPC AE5 LPC_RESET#_C R103 1 2 33 LPC_RESET# (31,33,34)
PCI_INTZ* LPC_RESET0* RP2
+3.3V_RUN
PCI_TRDY# Y3 PCI_REQ0# 6 5
(38) PCI_TRDY# PCI_TRDY*
AD3 LPC_LAD0_C R104 1 2 22 PCI_REQ1# 7 4 PCI_INTW#
LPC_AD0 LPC_LAD0 (31,33,34)
CLKRUN# AD11 AD2 LPC_LAD1_C R106 1 2 22 PCI_REQ2# 8 3 PCI_INTX#
(33,34,38) CLKRUN# PCI_CLKRUN-GPIO_42* LPC_AD1 LPC_LAD1 (31,33,34)
AD1 LPC_LAD2_C R105 1 2 22 9 2 PCI_INTY#
LPC_AD2 LPC_LAD2 (31,33,34)
MXM_ON# AE2 AD5 LPC_LAD3_C R108 1 2 22 10 1 PCI_INTZ#
(10) MXM_ON# LPC_DRQ1-GPIO_19* LPC_AD3 LPC_LAD3 (31,33,34) +3.3V_RUN
LPC_DRQ0# AE1
(31) LPC_DRQ0# LPC_DRQ0*
AE6 AE9 LPC_CLK0 R109 1 2 22 8.2KX8
LPC_SERIRQ LPC_CLK0 CLK_LPC (33)
(31,33,34,38) IRQ_SERIRQ
1
U24 Y26 R111 1 2 *8.2K_F_NC CLKRUN#
GND65 GND98 +3.3V_RUN
U26 Y27 C152 R129 1 2 *8.2K_F_NC MXM1_PWR_EN
GND66 GND99 *10p/50V_NC R187 1 MXM_ON#
U39 AB18 2 8.2K_F
2
GND67 GND100
U4 GND68 GND101 H34
U8 AB20 MXM1_PWR_ENR188 1 2 10K
GND69 GND102
V16 GND70 GND103 AB21
V17 GND71 GND104 AB23 Layout Notice:
V18 GND72 GND105 AB24
V20 GND73 GND106 AB25 33 ohm serise resistor placed
V22 GND74 GND107 AB26 within 500 mil of MCP79.
V24 GND75 GND108 AB27
V26 GND76 GND109 AB28
V27 GND77 GND110 AB34
B
V28 GND78 GND111 AB37 B
V33 GND79 GND112 AB4
V37
V4
GND80 GND GND113 AB40
AC22
GND81 GND114
V40 GND82 GND115 AC36
V7 GND83 GND116 AC40
W 20 GND84 GND117 AB33
W 22 GND85 GND118 AC5
W 24 GND86 GND119 AD16
W 36 GND87 GND120 AD17
W 40 GND88 GND121 AD18
W 43 GND89 GND122 AD19
Y16 GND90 GND123 AD20
Y17 GND91 GND124 AD24
Y18 GND92 GND125 AD25
Y19 GND93 GND126 AD26
Y20 GND94 GND127 AD27
Y22 GND95 GND128 AD28
Y24 GND96 GND129 AD33
Y25 GND97 GND130 AD34
MCP79-SLI
A A
1 PCI_REQ2#
T41 MXM1_PWR_EN
T42 1
1 WLAN_RADIO_DIS#
T43 WLAN_PCIE_RST#
T44
1
1 WPAN_PCIE_RST#
T45 WWAN_PCIE_RST#
T54 1
Title
MCP79_F (PCI,LPC)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 12 of 61
5 4 3 2 1
1 2 3 4 5 6 7 8
U2H
+3.3V_RUN
B B
USB_OC0# (28)
SATA USB USB_OC1# (28)
1
SATA Layout Notice: AN1 SATA_C0_TX_P R116 1
AM1 SATA_C0_TX_N USB_OC0-GPIO_25* L21 2 10K +3.3V_SUS
BGA Breakout: USB_OC1-GPIO_26* K21 L7
AM3 J21 BLM18PG181SN1D
Route differentially at normal impedance and 4 mils within pair and 6 mils to AM2
SATA_C0_RX_P USB_OC2/GPIO_27-MGPIO*
H21 MEM_HOT#_R R117 1 2 0
USB_OC2# (39)
RES0603
SATA_C0_RX_N USB_OC3/GPIO_28-MGPIO* MEM_HOT# (17,18)
other signals.Maximum brackout distance is 400 mils of MCP79.
2
BGA Fan-out: L28 +V_PLL_USB
+V_PLL_USB
Route differentially at normal impedance and 4 mils within pair and 10 mils to
other signals.Maximum BGA brackout plus Fan-out distance is 500 mils. +V_PLL_USB
1
AP3 SATA_C1_TX_P
After Brackout: AP2 SATA_C1_TX_N
18mA with Run rail C161 C162
2.2U/16V_0603 4.7U/6.3V_0603
2
Route at 100 ohm differential impedance (50 ohm SE) and 3x dielectric height AN2 1 x ferrite bead CAP0603 CAP0603
SATA_C1_RX_P
spacing to other signals. AN3 SATA_C1_RX_N 1 x 4.7uF X5R ceramic
TX and RX intra-pair skew for a differential pair is 5 mils. 1 x 0.1uF X7R ceramic
A27 USB_RBIAS_GND
USB_RBIAS_GND
+3.3V_RUN R571 1 2 10K AD35
GND131
E12 SATA_LED* GND132 AD37
(33,35) SATA_ACT# GND133 AD38
GND134 AE22
+V_PLL_SATA AE16 AE24 Layout Notice:
+V_PLL_SATA GND135
GND136 AE39
1
+1.05V_RUN AF19 +DVDD0_SATA1 GND137 AE4 806 ohm +-1% to GND within 1000 mil of
AG16 AD6 R119
C
AG17
+DVDD0_SATA2 GND138
AF16 806_F
MCP79. C
+DVDD0_SATA3 GND139
AG19 +DVDD0_SATA4 GND140 AF17 Routing trace at least 8 mil wide to resistor.
AF18
2
GND141
+DVDD0_SATA AH17 +DVDD1_SATA1 GND142 AF20
1
1
363mA with RUN rail C165 C166 C167 C168 C174
AL14 +AVDD1_SATA2 GND156 AG40 +V_PLL_SATA C169 C170 C171
AM13 +AVDD1_SATA3 GND157 AH18
10U/6.3V_0805 2.2U/16V_0603 0.1U/10V 0.1U/10V 0.1U/10V AM14 AH20 163mA with RUN rail 1U/10V_0603 4.7U/6.3V_0603 2.2U/16V_0603
2
2
CAP0805 CAP0603 +AVDD1_SATA4 GND158 CAP0603 CAP0603 CAP0603
1x ferrite bead GND159 AH22 1x ferrite bead
AE3 SATA_TERMP GND160 AH24
1x 10uF 1 x 4.7uF X5R ceramic
1 x 2.2uF X5R ceramic MCP79-SLI
1 x 0.1uF X7R ceramic
3 x 0.1uF X7R ceramic USB Layout Notice:
SATA_TERMP
BGA Breakout:
Route differentially at normal impedance and 4 mils within pair and 6 mils to
1
D D
R122 other signals.Maximum brackout distance is 300 mils of MCP79.
Layout Notice: 2.49K_F
BGA Fan-out:
2.49K ohm to GND within 500 mils of Route differentially at normal impedance and 4 mils within pair and 10 mils to
2
MCP79. other signals.Maximum BGA brackout plus Fan-out distance is 400 mils.
Routing 8 mils spacing to resistor. After Brackout: Title
Route at 100 ohm differential impedance (50 ohm SE) and 4x dielectric height
spacing (Microstrip) or 2x dielectric height spacing (Stripline) to other signals.
MCP79_G (SATA,USB)
Size Document Number Rev
Each USB pair must be length metched to within 50 mil. A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 13 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
1
C793 C172 C176 +3.3V_SUS +3.3V_RUN
U2I 0.1U/10V 0.1U/10V 4.7U/6.3V_0603
2
R260 22 CAP0603
1
1 2 HDA_SDATA_IN_R G15 J16
(39) HDA_SDATA_IN HDA_SDATA_IN0 +V_DUAL_HDA1
K16 R112 R113
R261 22 +V_DUAL_HDA2 *10K_NC *10K_NC
1 2 HDA_SDATA_IN_MXM_R J14
A (20) HDA_SDATA_IN_MXM HDA_SDATA_IN1-GPIO_2-PS2_KB_CLK HDA_SDATA_OUT_R A
F15 R124 1 2 22
HDA_SDATA_OUT (39)
2
+3.3V_SUS HDA_SDATA_OUT R195 22
1 2 HDA_SDATA_OUT_MXM (20)
J15 HDA_BITCLK_R R126 1 2 22 HDA_SDATA_OUT_R
HDA_SDATA_IN2-GPIO_3-PS2_KB_DATA HDA_BITCLK (39) (12) LPC_FRAME#_C
R598 1 2 100K R257 1 2 22
HDA_BITCLK_MXM (20)
1
+3.3V_SUS E15
HDA_BITCLK
1
C177 C173
(46) VRDD_0
22P/50V 22P/50V R114 R115
2
1
10K 10K
+V_PLL_NV_H R123 HDA
+1.05V_VCCP 49.9_F
2
20mA with RUN rail K15 HDA_RESET#_R R127 1 2 0
HDA_RESET* HDA_RESET# (39)
+V_PLL_SP_SPREF R258 1 2 0
2
HDA_RESET#_MXM (20)
A15 L15 HDA_SYNC_R R128 1 2 0 HDA_SYNC
17mA with RUN rail HDA_PULLDN_COMP HDA_SYNC HDA_SYNC (39)
1
K17 R259 1 2 0
HDA_DOCK_EN-GPIO_4-PS2_MS_CLK* HDA_SYNC_MXM (20)
1 x ferrite bead HDA_DOCK_RST-GPIO_5-PS2_MS_DATA* L17 DP_SEL (26)
L10
HDMI_DDC_SEL (26)
BLM18PG181SN1D1 x 4.7uF X5R ceramic R522 1 2 *10K_NC
2 x 0.1uF X7R ceramic R523 1 2 *10K_NC
1
2
2
+V_PLL_SP_SPREF
1
HDA_SDATA_OUT LPC_FRAME#
C180 C175 C181 G17
SLP_S3* SIO_SLP_S3# (33,34,36,39)
4.7U/6.3V_0603 2.2U/16V_0603 2.2U/16V_0603 J17 LPC BIOS 0 0
SLP_RMGT# (16)
2
1
+3.3V_SUS R597 1 2 100K
(46) VRDD_1 L24 GPIO_1-PW RDN_OK-SPI_CS1 SPI BIOS(CS0) 1 0
R131 R132 R133
B *22K_F_NC *22K_F_NC *22K_F_NC SPI BIOS(CS1) 1 1 B
2
THERM_DIODE_P B11 PAD T19
(33) SIO_EXT_WAKE# L26 GPIO_12-SUS_STAT-ACCLMTR_EXT_TRIG* THERM_DIODE_N C11 PAD T18
1
+3.3V_SUS +RTC_CELL 1 2 B20
R138 49.9K_F INTRUDER* R136 R137 HDA_SYNC
C13 SPKR 2.7K_F 2.7K_F
SPKR SPKR (39)
2
1
LID# M25
R139
T25 PAD
LLB# M24
LID* MCP79 R130
T27 PAD
2
LLB* MCP_SMB_SCL_R MCP_SMB_SCL_R 10K
*10K_NC C182 1 2 0.1U/10V
MISC SMB_CLK0 L19
K19 MCP_SMB_SDA_R
MCP_SMB_SCL_R (15)
MCP_SMB_SDA_R Strapping
SMB_DATA0 MCP_SMB_SDA_R (15)
M22 G21 MCP_MEM_LCD_CLK
1
2
(44) DPRSLPVR CPU_DPRSLPVR SMB_CLK1-MSMB_CLK MCP_MEM_LCD_CLK (26)
F21 MCP_MEM_LCD_DAT +3.3V_RUN
SMB_DATA1-MSMB_DATA MCP_MEM_LCD_DAT (26)
R143 1 2 0 C16 M23 SMB_ALERT# R144 1 2 2.7K_F
(33) MCP_PWRBTN# PW RBTN* SMB_ALERT-GPIO_64* +3.3V_RUN
For MCP79 +3.3V_SUS R142 1 2 10K D16
ITP_DBRESET_M# RSTBTN*
A01 (5) ITP_DBRESET_M# FANRPM0-GPIO_60 B12 PCIE_MCARD1_DET# (30) SIO Clock Select
1
RTC_RST# C20 A12
RTC_RST* FANCTL0-GPIO_61 USB_MCARD1_DET# (30)
R145 R146
FANRPM1-GPIO_63 D12 PCIE_MCARD2_DET# (31) Remember to HDA_SYNC
ITP_DBRESET_M# D20 C12 2.2K 2.2K
(33) PWRGD_SB PW RGD_SB FANCTL1-GPIO_62 USB_MCARD2_DET# (31) connect to
(33) PS_PWRGD E20 PS_PW RGD 14.318MHz 0
2
2
C649 CPUVDD_EN MCP_MEM_LCD_CLK 24MHz 1
0.1U/10V C17 MCP_MEM_LCD_DAT
(33,44) CPU_PWRGD
1
CPU_VLD
C SPI_CS0-GPIO_10 C14 PCIE_MCARD3_DET# (31) C
D13 SPI_CLK R199 1 2 0
SPI_CLK-GPIO_11 USB_MCARD3_DET# (31)
MCP_JTAG_TDI E19 C15
T20 PAD JTAG_TDI SPI_DI-GPIO_8 MCP_EXT_SCI# (33)
MCP_JTAG_TDO F19 B14 SPI_DO
T22 PAD JTAG_TDO SPI_DO-GPIO_9
MCP_JTAG_TMS
T21 PAD
MCP_JTAG_TRST#
J19
J18
JTAG_TMS MCP79 +3.3V_SUS +3.3V_SUS
T24 PAD JTAG_TRST*
MCP_JTAG_TCK
T23 PAD G19 JTAG_TCK Strapping
1
R154 1 2 10K R148 R149
R150 1 2 10K B18 *10K_NC 10K
SUS_CLK-GPIO_34 32KHZ_OUT (32)
XTALIN A16 +3.3V_SUS
2
XTALOUT XTALIN SPI_DO SPI_CLK
B16 XTALOUT BUF_SIO_CLK AE7 PAD T26
1
XTALIN_RTC A19 R125 R152 R153
XTALOUT_RTC XTALIN_RTC 10K 10K *10K_NC
B19 XTALOUT_RTC TEST_MODE_EN K22
PKG_TEST L22
1
2
R157 HDA_RESET#
MCP79-SLI 1K
+RTC_CELL
25MHz Clock XTALIN 32KHz Clock XTALIN_RTC SPI_DO SPI_CLK
1
31MHz 0 0
+3.3V_SUS +3.3V_RMGT
R159 R160 R161 MCP79 MCP79 41MHz 0 1
49.9K_F 0 0
Y1 W1 Strapping Strapping
1
1
D 25MHz 1 0 D
2
C185 C186
2
2
1
1
*0_NC RTC_RST# Boot Mode Select Networking Select
R164 R158 Title
CLEAR 0 User Mode 0 10K MII 0 *10K_NC
MCP79_H (HDA,MISC)
2
Layout Notice:
NORMAL 1 Safe Mode 1 RGMII 1 Size Document Number Rev
2
2
Place cystal within 1000 mil of MCP79. A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 14 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
1
C190 C191 C192 C193 C194 AH12 J36 C195 C196 C197
+VDD_CORE4 +VTT_CPU4
3 x 0.22uF X5R ceramic 10U/10V_0805 2.2U/16V_0603 1U/6.3V 1U/6.3V 1U/6.3V AG10 +VDD_CORE5 +VTT_CPU5 N32 0.1U/10V 2.2U/16V_0603 10U/10V_0805
CAP0805 CAP0603 AG5 T32 CAP0603 CAP0805
12 x 0.1uF X7R ceramic
2
A +VDD_CORE6 +VTT_CPU6 A
Y21 +VDD_CORE7 +VTT_CPU7 U32
Y23 +VDD_CORE8 +VTT_CPU8 V32
AA16 +VDD_CORE9 +VTT_CPU9 W 32
AA26 +VDD_CORE10 +VTT_CPU10 P31
AA27 +VDD_CORE11 +VTT_CPU11 AF32
AA28 +VDD_CORE12 +VTT_CPU12 AE32
AC16 +VDD_CORE13 +VTT_CPU13 AH32
1
C198 C199 C200 C201 AC17 AJ32
2.2U/16V_0603 0.22U/10V 0.22U/10V 0.22U/10V +VDD_CORE14 +VTT_CPU14
AC18 +VDD_CORE15 +VTT_CPU15 AK31
1
CAP0603 AC19 AK32 C202 C208 C209 C210 C218
2
+VDD_CORE16 +VTT_CPU16 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
AC20 +VDD_CORE17 +VTT_CPU17 AD32
AC21 AL31
2
+VDD_CORE18 +VTT_CPU18
AA17 +VDD_CORE19 +VTT_CPU19 AB32
AC24 +VDD_CORE20 +VTT_CPU20 B41
AC25 +VDD_CORE21 +VTT_CPU21 B42
AC26 +VDD_CORE22 +VTT_CPU22 C40
AC27 +VDD_CORE23 +VTT_CPU23 C41
1
1
C203 C189 C205 C206 C207 AC28 C42
0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V +VDD_CORE24 +VTT_CPU24
AD21 +VDD_CORE25 +VTT_CPU25 D39
AD23 D40
2
2
+VDD_CORE26 +VTT_CPU26
W 27 +VDD_CORE27 +VTT_CPU27 D41
1
V25 E38 C219 C314 C422 C423
+VDD_CORE28 +VTT_CPU28 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
AA18 +VDD_CORE29 +VTT_CPU29 E39
AE19 F37
2
+VDD_CORE30 +VTT_CPU30
AE21 +VDD_CORE31 +VTT_CPU31 F38
AE23 +VDD_CORE32 +VTT_CPU32 F39
AE25 +VDD_CORE33 +VTT_CPU33 G36
1
1
C211 C212 C213 C215 C216 AE26 G37
0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V +VDD_CORE34 +VTT_CPU34
AE27 +VDD_CORE35 +VTT_CPU35 G38
B AE28 H35 B
2
2
+VDD_CORE36 +VTT_CPU36
AF10 +VDD_CORE37 +VTT_CPU37 H37
AF11 +VDD_CORE38 +VTT_CPU38 J34
AA19 +VDD_CORE39 +VTT_CPU39 J35
AF2
AF21
+VDD_CORE40 PWR +VTT_CPU40 K33
K34
+VDD_CORE41 +VTT_CPU41
AF23 +VDD_CORE42 +VTT_CPU42 K35
AF25 +VDD_CORE43 +VTT_CPU43 L32
AF3 +VDD_CORE44 +VTT_CPU44 L33
1
+VDD_CORE47 +VTT_CPU47
AF9 +VDD_CORE48 +VTT_CPU48 M33
AA20 +VDD_CORE49 +VTT_CPU49 N31
AG11 +VDD_CORE50 +VTT_CPU50 P32
AG12 +VDD_CORE51 +VTT_CPU51 Y32
AG21 +VDD_CORE52 +VTT_CPU52 AA32
AG23 +VDD_CORE53
AG25 +VDD_CORE54
AG3 +VDD_CORE55 +3.3V_RUN_MCP
AG4 +VDD_CORE56 +VTT_CPUCLK AG32
450mA with RUN rail 1 x 4.7uF X5R ceramic
AA21 +VDD_CORE57 JP5
These are for AG6 4 x 0.1uF X7R ceramic
+VDD_CORE58 +3.3V_RUN_MCP
AG7 1 2 +3.3V_RUN
backdrive issue. +3.3V_RUN +3.3V_RUN AG8
+VDD_CORE59
+VDD_CORE60
AG9 AD10 SHORT_PAD
+VDD_CORE61 +3.3V_1
1
AH1 AE8 C220 C221 C222 C223 C224
+VDD_CORE62 +3.3V_2 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 4.7U/6.3V_0603
AH10 +VDD_CORE63 +3.3V_3 AB10
1
2
R165 R166 +VDD_CORE64 +3.3V_4
C
W 26 +VDD_CORE65 +3.3V_5 Y10 C
2.7K_F 2.7K_F AH2 AB11
+VDD_CORE66 +3.3V_6
2
1
AH7 +VDD_CORE75 +3.3V_DUAL4 K20
(14) MCP_SMB_SDA_R 3 1 MCP_SMB_SDA
MCP_SMB_SDA (30,31,39) AH9 +VDD_CORE76
C225 C226 16mA with ALW rail
AA24 G26 0.1U/10V 4.7U/6.3V_0603 1 x 4.7uF X5R ceramic
2
+VDD_CORE77 +3.3V_DUAL_USB1 CAP0603
W 21 +VDD_CORE78 +3.3V_DUAL_USB2 H27
Q7 W 23 +VDD_CORE79 +3.3V_DUAL_USB3 J28 +3.3V_DUAL_USB 1 x 0.1uF X7R ceramic
2N7002W-7-F W 25 K28
+VDD_CORE80 +3.3V_DUAL_USB4 450mA with ALW rail
AF12 +VDD_CORE81
+RTC_CELL T21
+3.3V_RUN +3.3V_RUN +3.3V_RUN +VDD_AUXC1
HDCP A20
+VDD_AUXC2 U21
V21
+VBAT +VDD_AUXC3
JP7
1
NC_1 VCC
1
*10K_NC 2 *10K_NC C230 C231 SHORT_PAD
NC_2 0.1U/10V 0.1U/10V +VDD_AUXC
3 NC_3 M1 M1
2 x 0.1uF X7R ceramic
2
2
D 105mA with ALW rail D
MCP_SMB_SDA 5 7 0.06mA with ALW rail for S0
MCP_SMB_SCL SDA WP
6 SCL GND 4
2 x 4.7uF X5R ceramic
1
*AT24C16BN-SH-T_NC
1
Title
2
MCP79_I (POWER)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 15 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
U2K
1
AH38 AY6 FDN357N
A GND165 GND257 A
AJ39 GND166 GND258 L35
AJ8 BC33 R170 3 1 150 mA (MCP)
GND167 GND259 22K
AK10 GND168 GND260 BC37
AK33 BC41
2
GND169 GND261 R171 0
AK34 AY14
2
GND170 GND262
1
AK37 BC5 1 2 C234
GND171 GND263 (14) SLP_RMGT#
AK4 C2 0.1U/50V SI2301BDS: Vgs(th) -- -0.45 V(Min), -0.95 V(Max)
GND172 GND264
1
AK40 D10 CAP0603
Rds(on) -- 80m @Vgs = 4.5 V
2
GND173 GND265 C233
AL36 GND174 GND266 D14
AL40 D15 *0.1U/10V_NC Id -- -2.2 A(Max, continuous)
2
GND175 GND267
AL5 GND176 GND268 D18
AM10 GND177 GND269 D19
AM16 GND178 GND270 D22
AM18 D23 +3.3V_SUS +3.3V_SUS +3.3V_RMGT
GND179 GND271
AM20 GND180 GND272 D26
AM22 GND181 GND273 D30
1
AM24 GND182 GND274 D37
AM26 D6 R172 2 3 530 mA (PHY)
GND183 GND275 10K
AM30 GND184 GND276 E13 150 mA (MCP)
AM34 E17 Q9
GND185 GND277 SI2301CDS-T1-E3
AM35 E21
1
GND186 GND278
AM37 GND187 GND279 E25
AM38 GND188 GND280 E29
1
AM5 E33 R173 0 C235
GND189 GND281 0.1U/50V
AM6 GND190 GND282 F12 1 2 2
AM7 F16 CAP0603
2
GND191 GND283
1
AM9 F32 Q10
1
GND192 GND284 C236 2N7002W-7-F
AP26 GND193 GND285 F8
AN28 G10 *0.1U/10V_NC
2
GND194 GND286
B AN30 GND195 GND287 G12 B
AN39 GND196 GND288 G14
AN4 GND197 GND289 G16
Y7 GND198 GND290 BC12
AP10 GND199 GND291 G22
AU26 GND200 GND292 G24
AP14
AU14
GND201 GND GND293 AW 20
G34
GND202 GND294
AP28 GND203 GND295 G4
AP32 GND204 GND296 G43
AP34 GND205 GND297 G6
AP36 GND206 GND298 G8
AP37 GND207 GND299 H11
AP4 GND208 GND300 H15
AP40 GND209 GND301 AW 35
AP7 GND210 GND302 H23
AW 23 GND211 GND303 AN8
AR28 GND212 GND304 G40
AR32 GND213 GND305 J12
AR40 GND214 GND306 J8
AT10 GND215 GND307 K10
AR12 GND216 GND308 K12
AT13 GND217 GND309 K18
AT29 GND218 GND310 K26
AT33 GND219 GND311 K37
AT6 GND220 GND312 K4
AT7 GND221 GND313 K40
AT9 GND222 GND314 K8
AY21 GND223 GND315 AU1
C
AY22 GND224 GND316 L40 C
L12 GND225 GND317 L43
AU12 GND226 GND318 L5
AU28 GND227 GND319 M10
AP33 GND228 GND320 M34
AU32 GND229 GND321 M35
AR30 GND230 GND322 M37
AU36 GND231 GND323 Y28
AU38 GND232 GND324 Y33
AU4 GND233 GND325 Y34
G28 GND234 GND326 Y35
F20 GND235 GND327 Y37
AV28 GND236 GND328 Y38
AV32 GND237 GND329 AB17
AV36 GND238 GND330 AB16
AV4 GND239 GND331 AN26
AV7 GND240 GND332 AD7
AW 11 GND241 GND333 M11
G20 GND242 GND334 AA4
AR43 GND243 GND335 AB19
AW 43 GND244 GND336 AY13
AY10 GND245 GND337 P11
AV12 GND246 GND338 Y6
AY30 GND247 GND339 T11
AY33 GND248 GND340 V11
AY34 GND249 GND341 Y11
AY37 GND250 GND342 AH16
AY38 GND251 GND343 T22
AY41 GND252
D MCP79-SLI D
Title
MCP79_J (GND)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 16 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
+1.5V_DDR
CN2B
75 VDD1 VSS16 44
A
76 VDD2 VSS17 48 A
CN2A 81 49
DDR_A_D[0..63] (8) VDD3 VSS18
82 VDD4 VSS19 54
DDR_A_MA0 98 5 DDR_A_D0 87 55
(8) DDR_A_MA[0..15] A0 DQ0 VDD5 VSS20
DDR_A_MA1 97 7 DDR_A_D1 88 60
DDR_A_MA2 A1 DQ1 DDR_A_D2 VDD6 VSS21
96 A2 DQ2 15 93 VDD7 VSS22 61
DDR_A_MA3 95 17 DDR_A_D3 94 65
DDR_A_MA4 A3 DQ3 DDR_A_D4 VDD8 VSS23
92 A4 DQ4 4 99 VDD9 VSS24 66
DDR_A_MA5 91 6 DDR_A_D5 100 71
DDR_A_MA6 A5 DQ5 DDR_A_D6 +3.3V_RUN VDD10 VSS25
90 A6 DQ6 16 105 VDD11 VSS26 72
DDR_A_MA7 86 18 DDR_A_D7 106 127
DDR_A_MA8 A7 DQ7 DDR_A_D8 VDD12 VSS27
89 A8 DQ8 21 111 VDD13 VSS28 128
DDR_A_MA9 85 23 DDR_A_D9 112 133
DDR_A_MA10 A9 DQ9 DDR_A_D10 VDD14 VSS29
107 A10/AP DQ10 33 117 VDD15 VSS30 134
1
DDR_A_MA11 84 35 DDR_A_D11 118 138
DDR_A_MA12 A11 DQ11 DDR_A_D12 C237 VDD16 VSS31
83 A12 DQ12 22 123 VDD17 VSS32 139
DDR_A_MA13 119 24 DDR_A_D13 0.1U/10V 124 144
2
R174 0 DDR_A_MA14 A13 DQ13 DDR_A_D14 VDD18 VSS33
80 A14 DQ14 34 VSS34 145
1 2 DDR_A_MA15 78 36 DDR_A_D15 199 150
A15 DQ15 DDR_A_D16 VDDSPD VSS35
(8) DDR_A_BS[0..2] DQ16 39 VSS36 151
DDR_A_BS0 109 41 DDR_A_D17 77 155
DDR_A_BS1 BA0 DQ17 DDR_A_D18 NC1 VSS37
108 BA1 DQ18 51 122 NC2 VSS38 156
DDR_A_BS2 79 53 DDR_A_D19 PAD T30 1 125 161
BA2 DQ19 DDR_A_D20 TEST VSS39
(8) DDR_CS0_DIMMA# 114 S0# DQ20 40 VSS40 162
121 42 DDR_A_D21 167
(8) DDR_CS1_DIMMA# DDR_A_CLK_0 S1# DQ21 DDR_A_D22 VSS41
(8) DDR_A_CLK_0
101 CK0 DQ22 50 (13,18) MEM_HOT# 198 EVENT# VSS42 168
DDR_A_CLK_0# 103 52 DDR_A_D23 30 172
(8) DDR_A_CLK_0# CK0# DQ23 (9,18) MEM_RESET# RESET# VSS43
DDR_A_CLK_1 102 57 DDR_A_D24 173
(8) DDR_A_CLK_1 DDR_A_CLK_1# CK1 DQ24 DDR_A_D25 V_DDR_MCP_REF VSS44
(8) DDR_A_CLK_1#
104 CK1# DQ25 59 VSS45 178
73 67 DDR_A_D26 1 179
(8) DDR_CKE0_DIMMA CKE0 DQ26 DDR_A_D27 VREF-DQ VSS46
B
(8) DDR_CKE1_DIMMA 74 CKE1 DQ27 69 126 VREF-CA VSS47 184 B
115 56 DDR_A_D28 185
(8) DDR_A_CAS# CAS# DQ28 DDR_A_D29 VSS48
(8) DDR_A_RAS# 110 RAS# DQ29 58 2 VSS1 VSS49 189
113 68 DDR_A_D30 3 190
(8) DDR_A_WE# W E# DQ30 DDR_A_D31 VSS2 VSS50
197 SA0 DQ31 70 8 VSS3 VSS51 195
201 129 DDR_A_D32 9 196
MCP_MEM_CLK SA1 DQ32 DDR_A_D33 VSS4 VSS52 +0.75V_DDR_VTT
(18,26) MCP_MEM_CLK 202 SCL DQ33 131 13 VSS5
MCP_MEM_DAT 200 141 DDR_A_D34 Stitch Cap 14
(18,26) MCP_MEM_DAT SDA DQ34 DDR_A_D35 VSS6
DQ35 143 For return path well, when command/addr 19 VSS7 VTT1 203
116 130 DDR_A_D36 20 204
(8) DDR_ODT0_DIMMA ODT0 DQ36 DDR_A_D37 reference mem power plane routing. VSS8 VTT2
(8) DDR_ODT1_DIMMA
120 ODT1 DQ37 132 25 VSS9
1
140 DDR_A_D38 26 C238
DDR_A_DM0 DQ38 DDR_A_D39 VSS10 10U/10V_0805 C239
(8) DDR_A_DM[0..7] 11 DM0 DQ39 142 31 VSS11 GND1 m1
DDR_A_DM1 28 147 DDR_A_D40 +1.5V_DDR +1.5V_RUN 32 m2 CAP0805 0.1U/10V
2
DDR_A_DM2 DM1 DQ40 DDR_A_D41 VSS12 GND2
46 DM2 DQ41 149 37 VSS13
DDR_A_DM3 63 157 DDR_A_D42 38
DDR_A_DM4 DM3 DQ42 DDR_A_D43 VSS14
136 DM4 DQ43 159 43 VSS15
1
DDR_A_DM5 153 146 DDR_A_D44
DDR_A_DM6 DM5 DQ44 DDR_A_D45 C456 C454 C449 C452 C355
170 DM6 DQ45 148
DDR_A_DM7 187 158 DDR_A_D46 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V FOXCONN_AS0A621-U2SN-7F
2
DM7 DQ46 DDR_A_D47
DQ47 160
DDR_A_DQS0 12 163 DDR_A_D48
(8) DDR_A_DQS[0..7] DDR_A_DQS1 DQS0 DQ48 DDR_A_D49
(8) DDR_A_DQS#[0..7] 29 DQS1 DQ49 165
DDR_A_DQS2 47 175 DDR_A_D50
DQS2 DQ50
2
DDR_A_DQS3 64 177 DDR_A_D51
DDR_A_DQS4 DQS3 DQ51 DDR_A_D52 C450 C455 C453 C317 C451
137 DQS4 DQ52 164
DDR_A_DQS5 154 166 DDR_A_D53 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
1
DDR_A_DQS6 DQS5 DQ53 DDR_A_D54
171 DQS6 DQ54 174
DDR_A_DQS7 188 176 DDR_A_D55
DDR_A_DQS#0 DQS7 DQ55 DDR_A_D56
C
10 DQS0# DQ56 181 C
DDR_A_DQS#1 27 183 DDR_A_D57
DDR_A_DQS#2 DQS1# DQ57 DDR_A_D58
45 DQS2# DQ58 191
DDR_A_DQS#3 62 193 DDR_A_D59
DDR_A_DQS#4 DQS3# DQ59 DDR_A_D60
135 DQS4# DQ60 180
DDR_A_DQS#5 152 182 DDR_A_D61 +1.5V_DDR
DDR_A_DQS#6 DQS5# DQ61 DDR_A_D62
169 DQS6# DQ62 192
DDR_A_DQS#7 186 194 DDR_A_D63
DQS7# DQ63
1
1
1
FOXCONN_AS0A621-U2SN-7F C250 C251 C252 C253 C254 + C255 C390
4.7U/6.3V_0603 4.7U/6.3V_0603 1U/10V_0603 1U/10V_0603 1U/10V_0603 *330U/6.3V_NC 2200P/50V
CAP0603 CAP0603 CAP0603 CAP0603 CAP0603 POS7343H19
2
3/21 Neo: Update symbol.
+1.5V_DDR
1
SO-DIMM1 1010 001 C256 C257 C258 C259 C260 C436 C439
10U/10V_0805 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
2
2
CAP0805
DDR3 SO-DIMM1(204P)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 17 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
+1.5V_DDR
A
CN3A CN3B A
DDR_B_D[0..63] (8)
DDR_B_MA0 98 5 DDR_B_D0 75 44
(8) DDR_B_MA[0..15] A0 DQ0 VDD1 VSS16
DDR_B_MA1 97 7 DDR_B_D1 76 48
DDR_B_MA2 A1 DQ1 DDR_B_D2 VDD2 VSS17
96 A2 DQ2 15 81 VDD3 VSS18 49
DDR_B_MA3 95 17 DDR_B_D3 82 54
DDR_B_MA4 A3 DQ3 DDR_B_D4 VDD4 VSS19
92 A4 DQ4 4 87 VDD5 VSS20 55
DDR_B_MA5 91 6 DDR_B_D5 88 60
DDR_B_MA6 A5 DQ5 DDR_B_D6 VDD6 VSS21
90 A6 DQ6 16 93 VDD7 VSS22 61
DDR_B_MA7 86 18 DDR_B_D7 94 65
DDR_B_MA8 A7 DQ7 DDR_B_D8 +3.3V_RUN VDD8 VSS23
89 A8 DQ8 21 99 VDD9 VSS24 66
DDR_B_MA9 85 23 DDR_B_D9 100 71
DDR_B_MA10 A9 DQ9 DDR_B_D10 VDD10 VSS25
107 A10/AP DQ10 33 105 VDD11 VSS26 72
DDR_B_MA11 84 35 DDR_B_D11 106 127
DDR_B_MA12 A11 DQ11 DDR_B_D12 VDD12 VSS27
83 A12 DQ12 22 111 VDD13 VSS28 128
1
DDR_B_MA13 119 24 DDR_B_D13 112 133
R179 0 DDR_B_MA14 A13 DQ13 DDR_B_D14 C261 VDD14 VSS29
80 A14 DQ14 34 117 VDD15 VSS30 134
1 2 DDR_B_MA15 78 36 DDR_B_D15 0.1U/10V 118 138
2
A15 DQ15 DDR_B_D16 VDD16 VSS31
(8) DDR_B_BS[0..2] DQ16 39 123 VDD17 VSS32 139
DDR_B_BS0 109 41 DDR_B_D17 124 144
DDR_B_BS1 BA0 DQ17 DDR_B_D18 VDD18 VSS33
108 BA1 DQ18 51 VSS34 145
DDR_B_BS2 79 53 DDR_B_D19 199 150
BA2 DQ19 DDR_B_D20 VDDSPD VSS35
(8) DDR_CS0_DIMMB# 114 S0# DQ20 40 VSS36 151
121 42 DDR_B_D21 77 155
(8) DDR_CS1_DIMMB# DDR_B_CLK_0 S1# DQ21 DDR_B_D22 NC1 VSS37
(8) DDR_B_CLK_0
101 CK0 DQ22 50 122 NC2 VSS38 156
DDR_B_CLK_0# 103 52 DDR_B_D23 PAD T28 1 125 161
(8) DDR_B_CLK_0# DDR_B_CLK_1 CK0# DQ23 DDR_B_D24 TEST VSS39
(8) DDR_B_CLK_1 102 CK1 DQ24 57 VSS40 162
DDR_B_CLK_1# 104 59 DDR_B_D25 167
(8) DDR_B_CLK_1# CK1# DQ25 DDR_B_D26 VSS41
(8) DDR_CKE0_DIMMB
73 CKE0 DQ26 67 (13,17) MEM_HOT# 198 EVENT# VSS42 168
B 74 69 DDR_B_D27 30 172 B
(8) DDR_CKE1_DIMMB CKE1 DQ27 (9,17) MEM_RESET# RESET# VSS43
115 56 DDR_B_D28 173
(8) DDR_B_CAS# CAS# DQ28 DDR_B_D29 VSS44
(8) DDR_B_RAS# 110 RAS# DQ29 58 VSS45 178
113 68 DDR_B_D30 V_DDR_MCP_REF 1 179
(8) DDR_B_WE# W E# DQ30 DDR_B_D31 VREF-DQ VSS46
+3.3V_RUN 197 SA0 DQ31 70 126 VREF-CA VSS47 184
201 129 DDR_B_D32 185
MCP_MEM_CLK SA1 DQ32 DDR_B_D33 VSS48
(17,26) MCP_MEM_CLK 202 SCL DQ33 131 2 VSS1 VSS49 189
MCP_MEM_DAT 200 141 DDR_B_D34 3 190
(17,26) MCP_MEM_DAT SDA DQ34 VSS2 VSS50
143 DDR_B_D35 8 195
DQ35 DDR_B_D36 VSS3 VSS51 +0.75V_DDR_VTT
(8) DDR_ODT0_DIMMB 116 ODT0 DQ36 130 Stitch Cap 9 VSS4 VSS52 196
120 132 DDR_B_D37 13
(8) DDR_ODT1_DIMMB ODT1 DQ37 For return path well, when command/addr VSS5
140 DDR_B_D38 14
DDR_B_DM0 11
DQ38
142 DDR_B_D39 reference mem power plane routing. 19
VSS6
203
(8) DDR_B_DM[0..7] DDR_B_DM1 DM0 DQ39 DDR_B_D40 VSS7 VTT1
28 DM1 DQ40 147 20 VSS8 VTT2 204
DDR_B_DM2 46 149 DDR_B_D41 25
DM2 DQ41 VSS9
1
DDR_B_DM3 63 157 DDR_B_D42 +1.5V_DDR +1.5V_RUN 26 C262
DDR_B_DM4 DM3 DQ42 DDR_B_D43 VSS10 10U/10V_0805 C263
136 DM4 DQ43 159 31 VSS11 GND1 m1
DDR_B_DM5 153 146 DDR_B_D44 32 m2 CAP0805 0.1U/10V
2
DDR_B_DM6 DM5 DQ44 DDR_B_D45 VSS12 GND2
170 DM6 DQ45 148 37 VSS13
1
DDR_B_DM7 187 158 DDR_B_D46 38
DM7 DQ46 DDR_B_D47 C625 C624 C618 C615 C622 VSS14
DQ47 160 43 VSS15
DDR_B_DQS0 12 163 DDR_B_D48 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
2
(8) DDR_B_DQS[0..7] DDR_B_DQS1 DQS0 DQ48 DDR_B_D49
(8) DDR_B_DQS#[0..7] 29 DQS1 DQ49 165
DDR_B_DQS2 47 175 DDR_B_D50 FOXCONN_AS0A621-UASN-7F
DDR_B_DQS3 DQS2 DQ50 DDR_B_D51
64 DQS3 DQ51 177
DDR_B_DQS4 137 164 DDR_B_D52
DQS4 DQ52
2
DDR_B_DQS5 154 166 DDR_B_D53
DDR_B_DQS6 DQS5 DQ53 DDR_B_D54 C620 C623 C536 C621 C619
171 DQS6 DQ54 174
DDR_B_DQS7 188 176 DDR_B_D55 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
1
DDR_B_DQS#0 DQS7 DQ55 DDR_B_D56
C
10 DQS0# DQ56 181 C
DDR_B_DQS#1 27 183 DDR_B_D57
DDR_B_DQS#2 DQS1# DQ57 DDR_B_D58
45 DQS2# DQ58 191
DDR_B_DQS#3 62 193 DDR_B_D59
DDR_B_DQS#4 DQS3# DQ59 DDR_B_D60
135 DQS4# DQ60 180
DDR_B_DQS#5 152 182 DDR_B_D61
DDR_B_DQS#6 DQS5# DQ61 DDR_B_D62
169 DQS6# DQ62 192
DDR_B_DQS#7 186 194 DDR_B_D63 +1.5V_DDR
DQS7# DQ63
FOXCONN_AS0A621-UASN-7F
1
1
1
C274 C275 C276 C277 C278 + C279
4.7U/6.3V_0603 4.7U/6.3V_0603 1U/10V_0603 1U/10V_0603 1U/10V_0603 *330U/6.3V_NC
CAP0603 CAP0603 CAP0603 CAP0603 CAP0603 POS7343H19
2
+1.5V_DDR
AC Stitch Cap +1.5V_DDR
1
1
C285 C286 C287
0.1U/10V 0.1U/10V 0.1U/10V C280 C281 C282 C283 C284 C441 C440
2
2
CAP0805
D For EMI Reserved D
DDR3 SO-DIMM2(204P)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 18 of 61
1 2 3 4 5 6 7 8
5 4 3 2 1
up to 10Amp
+PWR_SRC_MXM1
+PWR_SRC +PWR_SRC_MXM1 PCIE_MRX_GTX_P[0..7] +3.3V_MXM1
PCIE_MRX_GTX_N[0..7] PCIE_MRX_GTX_P[0..7] (10)
PCIE_MRX_GTX_N[0..7] (10)
1
MXM1_CLKREQ# R364 1 2 *100K_NC C318 C319 C320
C315 C316 0.1U/50V 0.1U/50V 0.1U/50V
JP21 10U/25V_1206 10U/25V_1206 CAP0603 CAP0603 CAP0603
2
CN4A
E1 154 MXM1_CLKREQ#
PW R_SRC1 CLK_REQ#
E2 PW R_SRC2 +3.3V_RUN
D +3.3V_RUN D
1
C327 C328 C329
+5V_RUN PE_RESET_MXM# (10,21,26)
2.5Amp 153 CLK_PCIE_VGA1# 4.7U/10V_0805 1U/10V 0.1U/16V
CLK_PCIE_VGA1# (10)
2
PEX_REFCLK# CLK_PCIE_VGA1
1 5V PEX_REFCLK 155 CLK_PCIE_VGA1 (10)
+5V_RUN
147 PCIE_MRX_C__GTX_N0 1 2 PCIE_MRX_GTX_N0
PEX_RX0# PCIE_MRX_C__GTX_N1 0.1U/10V C297 PCIE_MRX_GTX_N1
PEX_RX1# 141 1 2
135 PCIE_MRX_C__GTX_N2 0.1U/10V 1 2 C292 PCIE_MRX_GTX_N2
PEX_RX2# PCIE_MRX_C__GTX_N3 0.1U/10V C291 PCIE_MRX_GTX_N3 C829 C321 C322 C855 C325 C323
PEX_RX3# 121 1 2
115 PCIE_MRX_C__GTX_N4 0.1U/10V 1 2 C298 PCIE_MRX_GTX_N4
PEX_RX4# PCIE_MRX_C__GTX_N5 0.1U/10V C294 PCIE_MRX_GTX_N5 10U/10V_0805 1U/10V 0.1U/16V 10U/10V_0805 1U/10V 0.1U/16V
PEX_RX5# 109 1 2
103 PCIE_MRX_C__GTX_N6 0.1U/10V 1 2 C293 PCIE_MRX_GTX_N6
PEX_RX6# PCIE_MRX_C__GTX_N7 0.1U/10V C295 PCIE_MRX_GTX_N7
PEX_RX7# 97 1 2
11 91 0.1U/10V C296
GND1 PEX_RX8#
PEX_RX9# 85
PEX_RX10# 79 Unstuff
73 +5V_RUN +5V_MXM1
PEX_RX11#
37 GND2 PEX_RX12# 67 JP13
47 GND3 PEX_RX13# 61
53 GND4 PEX_RX14# 55
59 GND5 PEX_RX15# 49
65 GND6
71 +5V_ALW +15V_ALW Q13
GND7 SI3456BDV
77 GND8
C 83 149 PCIE_MRX_C_GTX_P0 1 2 PCIE_MRX_GTX_P0 6 C
GND9 PEX_RX0
1
89 143 PCIE_MRX_C_GTX_P1 0.1U/10V 1 2 C299 PCIE_MRX_GTX_P1 5 4
GND10 PEX_RX1 PCIE_MRX_C_GTX_P2 0.1U/10V C301 PCIE_MRX_GTX_P2 R189 R190
95 GND11 PEX_RX2 137 1 2 2
101 123 PCIE_MRX_C_GTX_P3 0.1U/10V 1 2 C300 PCIE_MRX_GTX_P3 100K 100K 1
GND12 PEX_RX3 PCIE_MRX_C_GTX_P4 0.1U/10V C302 PCIE_MRX_GTX_P4
107 GND13 PEX_RX4 117 1 2 C334
113 111 PCIE_MRX_C_GTX_P5 0.1U/10V 1 2 C304 PCIE_MRX_GTX_P5
3
GND14 PEX_RX5 PCIE_MRX_C_GTX_P6 0.1U/10V C303 PCIE_MRX_GTX_P6
119 GND15 PEX_RX6 105 1 2
125 99 PCIE_MRX_C_GTX_P7 0.1U/10V 1 2 C306 PCIE_MRX_GTX_P7
GND16 PEX_RX7
1
133 93 0.1U/10V C305 C310 C333
GND17 PEX_RX8 R486 0.1U/50V
139 GND18 PEX_RX9 87 (10,21,26) PE_RESET_MXM# 1 2 0 2 *470P/50V_NC
145 81 0.1U/50V
2
GND19 PEX_RX10
3
151 75 Q16
1
GND20 PEX_RX11 R176
157 GND21 PEX_RX12 69 (12,20,21) MXM1_PWR_EN 1 2 *0_NC
2 2N7002W-7-F
173 GND22 PEX_RX13 63
179 57 Q17 Unstuff
1
GND23 PEX_RX14 2N7002W-7-F +3.3V_RUN +3.3V_MXM1
185 GND24 PEX_RX15 51
191 GND25 JP16
197 GND26
203 GND27
209 GND28 PCIE_MTX_GRX_N[0..7] (10)
215 GND29
221 148 PCIE_MTX_GRX_N0 Q15
GND30 PEX_TX0# PCIE_MTX_GRX_N1 SI3456BDV
251 GND31 PEX_TX1# 142
257 136 PCIE_MTX_GRX_N2 +3.3V_MXM1 6
GND32 PEX_TX2# PCIE_MTX_GRX_N3
263 GND33 PEX_TX3# 120 5 4
269 114 PCIE_MTX_GRX_N4 2
GND34 PEX_TX4# PCIE_MTX_GRX_N5
275 GND35 PEX_TX5# 108 1
36 102 PCIE_MTX_GRX_N6
GND36 PEX_TX6# C365
46 96 PCIE_MTX_GRX_N7 C796 C797 C798 C799 C800 C801 C802
3
GND37 PEX_TX7#
B
52 GND38 PEX_TX8# 90 B
58 84 0.1U/16V 0.1U/16V 0.1U/16V 0.1U/16V 0.1U/16V 0.1U/16V 0.1U/16V
GND39 PEX_TX9#
1
64 78 C312 C313
GND40 PEX_TX10# *470P/50V_NC 0.1U/50V
70 GND41 PEX_TX11# 72
76 66 0.1U/50V
2
GND42 PEX_TX12#
82 GND43 PEX_TX13# 60
88 GND44 PEX_TX14# 54
94 GND45 PEX_TX15# 48
100 GND46
106 +3.3V_RUN +3.3V_MXM1
GND47 PCIE_MTX_GRX_P[0..7] (10)
112 GND48
118 150 PCIE_MTX_GRX_P0
GND49 PEX_TX0 PCIE_MTX_GRX_P1
124 GND50 PEX_TX1 144
1
1
134 138 PCIE_MTX_GRX_P2 +3.3V_MXM1_HDMI +3.3V_MXM1
GND51 PEX_TX2 PCIE_MTX_GRX_P3 R491 R502
140 GND52 PEX_TX3 122
146 116 PCIE_MTX_GRX_P4 100K 4.7K
GND53 PEX_TX4 PCIE_MTX_GRX_P5 Q76
152 GND54 PEX_TX5 110 0.2Amp
166 104 PCIE_MTX_GRX_P6 SI3456BDV
2
2
GND55 PEX_TX6 PCIE_MTX_GRX_P7
174 GND56 PEX_TX7 98 ACAV_IN_MXM (21) 6
180 92 ACAV_IN_MXM 5 4
GND57 PEX_TX8 ACAV_IN_MXM (21) 3
186 GND58 PEX_TX9 86 2
192 80 +3.3V_RUN 1
GND59 PEX_TX10
198 GND60 PEX_TX11 74 C377
3
204 68 2
3
GND61 PEX_TX12
210 GND62 PEX_TX13 62 2
3
216 56 RHU002N06
GND63 PEX_TX14
2
1
222 50 Q120 Q106 Q80 C614 C613
1
GND64 PEX_TX15 0.1U/50V
3
228 R247 R250 RHU002N06 2N7002W-7-F *470P/50V_NC
1
GND65 0.1U/50V
244 47K 47K (32,33,36,43) ACAV_IN 2 2
2
GND66 (50) RUN_ON#
250 GND67 PW R_LEVEL 18
A 256 Q77 A
1
1
GND68 +3.3V_RUN 2N7002W-7-F
262 GND69
268
1
GND70
E3 GND71
E4 2 MXM1_PRSNT_R#
GND72 PRSNT_R#
5
281 MXM1_PRSNT_L# U5
PRSNT_L#
1
4 MXM1_PRESENT# (10)
2 Title
MXM3.0_FOXCONN_AS0B826-S43B-4H
NC7SZ32M5X
(33,43) ADAPT_TRIP_SET
VGA-MXM-CON-1_A
3
CN4B
DP-A
+3.3V_MXM1 DP_A_L0 DP_LANE0_P (27)
261 DP_LANE1_P_C 1 2 C847 0.1U/10V
DP_A_L1 DP_LANE2_P_C DP_LANE1_P (27)
(23) MXM_LCD_B0+ 195 LVDS_UTX0 DP_A_L2 267 1 2 C874 0.1U/10V DP_LANE2_P (27)
189 273 DP_LANE3_P_C 1 2 C885 0.1U/10V
(23) MXM_LCD_B1+ LVDS_UTX1 DP_A_L3 DP_LANE3_P (27)
(23) MXM_LCD_B2+ 183 C846 0.1U/10V
R745 4.7K MXM_LCD_DDCDAT LVDS_UTX2
1 2 (23) MXM_LCD_B3+ 177 LVDS_UTX3 DP_A_HPD 276 DP_HPD (26)
R746 1 2 4.7K MXM_LCD_DDCCLK
R712 1 2 4.7K MXM_CRT_DAT Close CN10
LVDS
R713 1 2 4.7K MXM_CRT_CLK (23) MXM_LCD_ACLK- 176 LVDS_LCLK#
(23) MXM_LCD_ACLK+ 178 LVDS_LCLK DP_B_AUX# 270
DP_B_AUX 272
DP-B
DP_B_L0 248
1
LVDS_LTX2 DP_B_L3
(23) MXM_LCD_A3+ 184 LVDS_LTX3
DP_B_HPD 274
(23) MXM_ENVDD 23 PNL_PW R_EN Close U53 & CN9
(23) MXM_PANEL_BKEN 25 PNL_BL_EN
+3.3V_MXM1 (23) MXM_BIA_PWM 27 PNL_BL_PW M
DP_C_AUX# 223 HDMI_SDA_C (23)
MXM_LCD_DDCDAT 33 225
(26) MXM_LCD_DDCDAT LVDS_DDC_DAT DP_C_AUX HDMI_SCL_C (23)
1
DP-C
(24,32,33) SMBDAT1 (25) VGAHSYNC HDMI_C_CLK_N (23)
2
CRT
R2011 2*0_NC (25) VGA_RED 168 207 DP_C_LANE1_P_C 1 2 C849 0.1U/10V
VGA_RED DP_C_L1 HDMI_C_TX1_P (23)
170 213 DP_C_LANE2_P_C 1 2 C884 0.1U/10V
(25) VGA_GRN VGA_GREEN DP_C_L2 HDMI_C_TX0_P (23)
172 219 DP_C_LANE3_P_C 1 2 C852 0.1U/10V
(25) VGA_BLU VGA_BLUE DP_C_L3 HDMI_C_CLK_P (23)
+3.3V_MXM1 C882 0.1U/10V
MXM_CRT_DAT 158 234
(26) MXM_CRT_DAT VGA_DDC_DAT DP_C_HPD HDMI_C_DET (23)
MXM_CRT_CLK 160
(26) MXM_CRT_CLK VGA_DDC_CLK
1
3
(23) HDMI_SEL 44 232 R723 1 2 499_F
OEM2 DP_D_AUX HDMI_SCL_D (23)
(24,32,33) SMBCLK1 3 1 MXMCLK1 43 R725 1 2 499_F
(39) HDMI_SPDIF_MXM
2
OEM3
OEM
42 206 R726 1 2 499_F
(14) HDA_SYNC_MXM OEM4 DP_D_L0# HDMI_D_TX2_N (23)
(14) HDA_SDATA_IN_MXM 41 212 R728 1 2 499_F 2 MXM1_PWR_EN
OEM5 DP_D_L1# HDMI_D_TX1_N (23) MXM1_PWR_EN (12,19,21)
R5821 2*0_NC 40 218 R727 1 2 499_F
(14) HDA_SDATA_OUT_MXM OEM6 DP_D_L2# HDMI_D_TX0_N (23)
(14) HDA_RESET#_MXM 39 OEM7 DP_D_L3# 224 HDMI_D_CLK_N (23)
DP-D
38 Q122
(14) HDA_BITCLK_MXM OEM8
208 BSS138-7-F
1
DP_D_L0 HDMI_D_TX2_P (23)
+3.3V_MXM1 214
DP_D_L1 HDMI_D_TX1_P (23)
THERMTRIP_VGA_1# 20 220 Close U53 & CN9
TH_OVERT# DP_D_L2 HDMI_D_TX0_P (23)
THERM_MXM_1# 22 226
TH_ALERT# DP_D_L3 HDMI_D_CLK_P (23)
24 TH_PW M
2
MXMDATA1 RSVD20
32 SMB_DAT RSVD21 243
MXMCLK1 34 245
Q104 R500 SMB_CLK RSVD22
RSVD23 247
2
RSVD3 R230 1
16 RSVD4 2 0 PCIE_WAKE# (10,22,30,31,39)
159 R183 1 2 0
RSVD5 MXM1_PWROK (10,33)
R6391 2*0_NC 161 RSVD6 C307 *0.1U/10V_NC
163 RSVD7
165 RSVD8
167 +3.3V_MXM1
+3.3V_MXM1 RSVD9 C776 *0.1U/10V_NC
227 RSVD10
229 RSVD11
231 RSVD12
233 4 PCIE_WAKE#1 R253 1 2 *0_NC MXM1_HDMI_CEC R370 1 2 *100K_NC
RSVD13 W AKE# MXM_PWROK1 MXM1_35VOK (32,42) MXM1_STD_SW# R367 1
235 RSVD14 PW R_GOOD 6 2 *100K_NC
2
HDMI_CEC
M1 H1
M2 H2
1
Q105 R501
2
RHU002N06 4.7K
A MXM3.0_FOXCONN_AS0B826-S43B-4H A
3 1 THERM_MXM_1#
(33) THERM_MXM1#
MXM Conn
2
Title
VGA-MXM-CON-1_B
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 20 of 61
5 4 3 2 1
5 4 3 2 1
PCIE_MRX_GTX_P[8..15]
PCIE_MRX_GTX_N[8..15] PCIE_MRX_GTX_P[8..15] (10)
PCIE_MRX_GTX_N[8..15] (10) +3.3V_MXM2
+PWR_SRC
up to 10Amp
CN5A MXM2_CLKREQ# R442 1 2 *100K_NC
1
156 PE_RESET_MXM# R193 1 2 *0_NC C356 C357 C358
PEX_RST# PE_RESET# (10,19,30,31,39)
1.0Amp 278 C353 C354 0.1U/50V 0.1U/50V 0.1U/50V
3V3 10U/25V_1206 10U/25V_1206 CAP0603 CAP0603 CAP0603
PE_RESET_MXM# (10,19,26)
2
+5V_RUN
153 CLK_PCIE_VGA2#
PEX_REFCLK# CLK_PCIE_VGA2# (10)
2.5Amp 1 155 CLK_PCIE_VGA2
5V PEX_REFCLK CLK_PCIE_VGA2 (10)
+3.3V_RUN
1
135 PCIE_MRX_C__GTX_N10 0.1U/10V 1 2 C337 PCIE_MRX_GTX_N10 C359 C360 C361
PEX_RX2# PCIE_MRX_C__GTX_N11 0.1U/10V C336 PCIE_MRX_GTX_N11
PEX_RX3# 121 1 2
115 PCIE_MRX_C__GTX_N12 0.1U/10V 1 2 C335 PCIE_MRX_GTX_N12 4.7U/10V_0805 0.1U/16V *0.1U/10V_NC
2
PEX_RX4# PCIE_MRX_C__GTX_N13 0.1U/10V C340 PCIE_MRX_GTX_N13
PEX_RX5# 109 1 2
103 PCIE_MRX_C__GTX_N14 0.1U/10V 1 2 C339 PCIE_MRX_GTX_N14
PEX_RX6# PCIE_MRX_C__GTX_N15 0.1U/10V C342 PCIE_MRX_GTX_N15
PEX_RX7# 97 1 2
11 91 0.1U/10V C341
GND1 PEX_RX8# +5V_RUN
PEX_RX9# 85
PEX_RX10# 79
73 C830
PEX_RX11#
37 GND2 PEX_RX12# 67
47 61 C665 C654 C858 C666 C657
GND3 PEX_RX13#
53 GND4 PEX_RX14# 55
59 49 10U/10V_0805 1U/10V 0.1U/16V 10U/10V_0805 1U/10V 0.1U/16V
GND5 PEX_RX15#
65 GND6
71 GND7
77 GND8
C 83 149 PCIE_MRX_C_GTX_P8 1 2 PCIE_MRX_GTX_P8 C
GND9 PEX_RX0 PCIE_MRX_C_GTX_P9 0.1U/10V C344 PCIE_MRX_GTX_P9
89 GND10 PEX_RX1 143 1 2
95 137 PCIE_MRX_C_GTX_P10 0.1U/10V 1 2 C343 PCIE_MRX_GTX_P10
GND11 PEX_RX2 PCIE_MRX_C_GTX_P11 0.1U/10V C346 PCIE_MRX_GTX_P11
101 GND12 PEX_RX3 123 1 2
107 117 PCIE_MRX_C_GTX_P12 0.1U/10V 1 2 C345 PCIE_MRX_GTX_P12
GND13 PEX_RX4 PCIE_MRX_C_GTX_P13 0.1U/10V C347 PCIE_MRX_GTX_P13
113 GND14 PEX_RX5 111 1 2
119 105 PCIE_MRX_C_GTX_P14 0.1U/10V 1 2 C348 PCIE_MRX_GTX_P14
GND15 PEX_RX6 PCIE_MRX_C_GTX_P15 0.1U/10V C350 PCIE_MRX_GTX_P15
125 GND16 PEX_RX7 99 1 2
133 93 0.1U/10V C349
GND17 PEX_RX8
139 GND18 PEX_RX9 87
145 GND19 PEX_RX10 81
151 GND20 PEX_RX11 75
157 GND21 PEX_RX12 69
173 GND22 PEX_RX13 63 Unstuff
179 57 +5V_RUN +5V_MXM2
GND23 PEX_RX14
185 GND24 PEX_RX15 51 JP14
191 GND25
197 GND26
203 GND27
209 GND28 PCIE_MTX_GRX_N[8..15] (10)
215 Q36
GND29 PCIE_MTX_GRX_N8 *SI3456BDV_NC
221 GND30 PEX_TX0# 148
251 142 PCIE_MTX_GRX_N9 6
GND31 PEX_TX1# PCIE_MTX_GRX_N10
257 GND32 PEX_TX2# 136 5 4
263 120 PCIE_MTX_GRX_N11 2
GND33 PEX_TX3# PCIE_MTX_GRX_N12
269 GND34 PEX_TX4# 114 1
275 108 PCIE_MTX_GRX_N13
GND35 PEX_TX5# C369
36 102 PCIE_MTX_GRX_N14
3
GND36 PEX_TX6# PCIE_MTX_GRX_N15
46 GND37 PEX_TX7# 96
52 GND38 PEX_TX8# 90
1
B B
58 84 C324 C366
GND39 PEX_TX9# *470P/50V_NC *0.1U/10V_NC
64 GND40 PEX_TX10# 78
70 72 *0.1U/10V_NC
2
GND41 PEX_TX11#
76 GND42 PEX_TX12# 66
82 GND43 PEX_TX13# 60
88 GND44 PEX_TX14# 54 Unstuff Stuff
94 GND45 PEX_TX15# 48
100 +3.3V_RUN +3.3V_MXM2 +3.3V_MXM1
GND46 JP15 JP22
106 GND47 PCIE_MTX_GRX_P[8..15] (10)
112 GND48
118 150 PCIE_MTX_GRX_P8 +5V_ALW +15V_ALW
GND49 PEX_TX0 PCIE_MTX_GRX_P9
124 GND50 PEX_TX1 144
134 138 PCIE_MTX_GRX_P10
GND51 PEX_TX2
1
140 122 PCIE_MTX_GRX_P11
GND52 PEX_TX3 PCIE_MTX_GRX_P12 R249 R248 Q38
146 GND53 PEX_TX4 116
152 110 PCIE_MTX_GRX_P13 *100K_NC *100K_NC *SI3456BDV_NC
GND54 PEX_TX5 PCIE_MTX_GRX_P14
166 GND55 PEX_TX6 104 6
174 98 PCIE_MTX_GRX_P15 5 4
2
GND56 PEX_TX7
180 GND57 PEX_TX8 92 2
186 GND58 PEX_TX9 86 ACAV_IN_MXM (19)
1
3
192 GND59 PEX_TX10 80 C368
198 74 +3.3V_RUN 2
3
GND60 PEX_TX11 R214
204 GND61 PEX_TX12 68 (12,19,20) MXM1_PWR_EN 1 2 *0_NC
3
210 62 Q40
1
GND62 PEX_TX13
1
216 56 R184 1 2 *0_NC 2 *2N7002W-7-F_NC C326 C367
GND63 PEX_TX14 (11,22) MXM2_PWR_EN *470P/50V_NC *0.1U/10V_NC
222 GND64 PEX_TX15 50
228 Q39 0.1U/10V
2
GND65
2
244 *2N7002W-7-F_NC
GND66 R251 R252
250 GND67 PW R_LEVEL 18
A 256 GND68 47K 47K A
262 +3.3V_RUN
GND69
268
1
GND70
E3 GND71
E4 2 MXM2_PRSNT_R#
GND72 PRSNT_R#
5
281 MXM2_PRSNT_L# U7
PRSNT_L#
1
4 MXM2_PRESENT# (10,33)
2 Title
MXM3.0_FOXCONN_AS0B826-S43B-4H
NC7SZ32M5X VGA-MXM-CON-2_A
3
+3.3V_MXM2 CN5B
2
DP_A_L0# 253
D57 193 259
LVDS_UTX0# DP_A_L1#
SDMK0340L-7-F 187 LVDS_UTX1# DP_A_L2# 265
181 LVDS_UTX2# DP_A_L3# 271
175
1 1
D LVDS_UTX3# D
DP-A
DP_A_L0 255
DP_A_L1 261
R498 195 267
LVDS_UTX0 DP_A_L2
4.7K 189 LVDS_UTX1 DP_A_L3 273
Q81 183 LVDS_UTX2
2
RHU002N06 177 276
2
LVDS_UTX3 DP_A_HPD
(32) THERMTRIP_VGA2# 3 1 THERMTRIP_VGA_2#
LVDS
176 LVDS_LCLK#
178 LVDS_LCLK DP_B_AUX# 270
R6411 2*0_NC 272
DP_B_AUX
200 LVDS_LTX0# DP_B_L0# 246
194 LVDS_LTX1# DP_B_L1# 252
+3.3V_MXM2 188 258
LVDS_LTX2# DP_B_L2#
182 LVDS_LTX3# DP_B_L3# 264
DP-B
DP_B_L0 248
202 LVDS_LTX0 DP_B_L1 254
2
PNL_PW R_EN
25 PNL_BL_EN
27 PNL_BL_PW M
DP_C_AUX# 223
1
DP_C_L2#
DP-C
164 VGA_HSYNC DP_C_L3# 217
162 VGA_VSYNC
DP_C_L0 201
CRT
168 VGA_RED DP_C_L1 207
170 VGA_GREEN DP_C_L2 213
+3.3V_MXM2 172 219
VGA_BLUE DP_C_L3
158 VGA_DDC_DAT DP_C_HPD 234
160 VGA_DDC_CLK
1
R196
Q20 13K_F 45 230
OEM1 DP_D_AUX#
2
RHU002N06 44 232
OEM2 DP_D_AUX +3.3V_MXM2
43
2
OEM3
OEM
(32,33,35,36) SMBDAT2 3 1 MXMDATA2 42 206
OEM4 DP_D_L0#
41 OEM5 DP_D_L1# 212
40 OEM6 DP_D_L2# 218
R6531 2*0_NC 39 224 MXM2_HDMI_CEC R451 1 2 *100K_NC
OEM7 DP_D_L3#
DP-D
38 MXM2_STD_SW# R444 1 2 *100K_NC
OEM8 MXM2_DISABLE# R443 1
DP_D_L0 208 2 *100K_NC
+3.3V_MXM2 214
THERMTRIP_VGA_2# DP_D_L1 MXM2_STD_SW# R600 1
20 TH_OVERT# DP_D_L2 220 20
THERM_MXM_2# 22 226
TH_ALERT# DP_D_L3
24 TH_PW M
1
DP_D_HPD 236
R197 26
Q21 13K_F GPIO0
28 GPIO1
2
B B
RHU002N06 30 241
GPIO2 RSVD19
242
2
A MXM3.0_FOXCONN_AS0B826-S43B-4H A
MXM Conn
Title
VGA-MXM-CON-2_B
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 22 of 61
5 4 3 2 1
A B C D E
U47 U48
1
13 27 13 27 +3.3V_RUN
GND4 VCC4 R699 GND4 VCC4
16 38 16 38
+3.3V_RUN GND5 VCC5 D55 GND5 VCC5
21 50 21 50
GND6 VCC6 10K SDMK0340L-7-F GND6 VCC6
24 56 24 56
GND7 VCC7 GND7 VCC7
28 28
2
GND8 GND8
1
33 17 LVDS_SEL_R 2 1 33 17 LVDS_SEL_R C844 C842 C862 C863
GND9 SEL LVDS_SEL (11) GND9 SEL
39 39
1
2
GND11 NC1 GND11 NC1
49 51 49 51
4.7U/10V_0805 0.1U/10V GND12 NC2 GND12 NC2
53 52 53 52
2
TS3DV520E TS3DV520E
3 3
Close CN9
MCP_LVDS_SEL LVDS SOURCE
HDMI PORT C&D MUX CONTROL BITS I/O SELECTED HOT PLUG DETECT STATUS
L MXM U53
S2 S1 Y/Z SCL_SINK HPD1 HPD2
H MCP (20) HDMI_C_TX2_P
48
A14 Y4
17 HDMI_TX2_P (27) (OEM) SDA_SINK
47 18 HDMI_TX2_N (27)
(20) HDMI_C_TX2_N B14 Z4
SCL1
(20) HDMI_D_TX2_P
63
A24
H H A1/B1 SDA1 HPD_SINK L
62
(20) HDMI_D_TX2_N B24 For NB-9EGT
+5V_RUN 45 20
(20) HDMI_C_TX1_P A13 Y3 HDMI_TX1_P (27)
(20) HDMI_C_TX1_N
44
B13 Z3
21 HDMI_TX1_N (27) SCL2
H L A2/B2 SDA2 L HPD_SINK
60
C854 (20) HDMI_D_TX1_P A23 For NB-9EGTX
59
(20) HDMI_D_TX1_N B23
0.1U/10V U49 42 23
(20) HDMI_C_TX0_P A12 Y2 HDMI_TX0_P (27)
41 24 HDMI_TX0_N (27)
(20) HDMI_C_TX0_N B12 Z2
16
2 VCC 2
57
(20) HDMI_D_TX0_P A22
(20) MXM_BIA_PWM 2 4 BIA_PWM (24) 56
I0A YA (20) HDMI_D_TX0_N B22
C826 C827 28 55
GND5 VCC7 +5V_MXM1
43 61
4.7U/10V_0805 0.1U/10V 2 GND6 VCC8
58
2
GND7 +3.3V_MXM1
49
VDD9
10
NC7 C352
11 1
NC8 NC1 R604 1 MXM_HDMI_DAT
13 2 2 1 2 10K
NC9 NC2 0.1U/16V
14 4
NC10 NC3 D59 SDMK0340L-7-F
64 5
NC11 NC4
7
NC5 R601 1
1 8 2 1 2 10K MXM_HDMI_CLK 1
NC6
D58 SDMK0340L-7-F
TI_TMDS251
Title
LVDS/ HDMI SELECTION
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 23 of 61
A B C D E
5 4 3 2 1
1
+5V_RUN +5V_RUN L35 C627
R413 1 2 0 BLM18AG121SN1D 0.1U/10V
2
L0603
R417 1 2 0
2
1
Q123 L37 CN62
R327 DDTA114YUA-7-F *DLW21SN900SQ2B_NC 1
DGND
1
*100K_NC 4 3 USB11_D+ 2
(13) MCP_USB11+
1
USB11_D- USB+
(13) MCP_USB11- 1 2 3
2
R96 CAM_VCC USB-
47K 4
+3V_CAM0
*0_NC 5
LID_SW +3V_CAM1
2 6
DMIC_DATA L63 1 +3V_RUN
10K (39) DMIC_DATA 2 FCM1608KF-121T06 DMIC_DATA_R 7
2
3
D MIC_SIG D
8
DMIC_CLK L64 1 DMIC_CLK_R AGND
(33,35,36) LID_SW# 2 (39) DMIC_CLK 2 FCM1608KF-121T06 9
+5V_RUN_BLOGO MIC_CLK
10
3
(36) CAMERA_CBL_DET# DIAG_LOOP
Q72 11
1
1
C568 C569 GND0
16
33P/50V 33P/50V LOGO_LED_R_DRV# +5V0
(36) LOGO_LED_R_DRV# 17
LOGO_LED_G_DRV# LOGO_R
(36) LOGO_LED_G_DRV# 18
2
LOGO_LED_B_DRV# LOGO_G
(36) LOGO_LED_B_DRV# 19
LOGO_B
20
GND1
M1
M1
1
M2
C567 C442 M2
M3
SMBCLK1 10U/10V_0805 0.1U/10V M3
M4
2
SMBDAT1 +3.3V_RUN +3.3V_CAM CAP0805 M4
LINKTEK_LVC-D20SFYG3
1
C404 C405
*47p/50V_NC *47p/50V_NC
2 3
CAM/ Head/ Logo Conn
2
Q73 EMI
SI2301CDS-T1-E3 +3.3V_SUS
1
CN7
1
C311
(36) CAM_PWR_ON
0.1U/50V
1
C668 CAP0603 C805 C806 C807 C803 C804
2
+LCDVCC +3.3V_RUN 0.1U/50V 1
(36) LCD_CBL_DET# LVDS_DEC#
CAP0603 0.1U/16V 0.1U/16V 0.1U/16V 0.1U/16V 0.1U/16V 2
2
+LCDVCC VDD1
3
VDD2
+3.3V_RUN 4
EDID_PWR
(33) LCD_TST 5
1
LCD_DDCCLK TEST
(26) LCD_DDCCLK 6
C398 C399 C400 LCD_DDCDAT CLK_EDID
(26) LCD_DDCDAT 7
0.1U/10V 0.047U/10V 0.1U/10V LCD_A0- DATA_EDID
C 8 C
2
EVEN_RIN1+
1
EVEN_RIN2+
31
2
EVEN_RIN3-
34
LCD_BCLK-_C VSS9
35
R239 R241 0 LCD_BCLK+_C EVEN_CLKIN-
36
100K LCD_BCLK-_C EVEN_CLKIN+
1 2 LCD_BCLK- (23) 37
VSS10
38
3 2
+GFX_PWR_SRC INV_PWR1
39
INV_PWR2
1
R242 C418 40
Q35 *0_NC *3.3p/50V_NC INV_PWR3
(33,45,46,48,50) RUN_ON 2 41
2N7002W-7-F INV_PWR4
42
2
R243 0 GND1
+5V_RUN 2 1 43
1
+3.3V_RUN H2
5 4 M3
H3
2 M4
R227 H4
1 M5
1
330K H5
M6
H6
1
C401 R234 M7
2
C419 H7
10U/10V_0805 C402 *10K_NC M8
LCDVCC_ON CAP0805 0.01U/16V H8
1 2 M9
2
R235 0 H9
M10
2
BACKLITEON H10
(23) BIA_PWM 1 2
0.1U/50V
1
0.01U/16V 47_0805
2
RES0805 R519
10K
2
+3.3V_RUN +3.3V_SUS
2
3
2 2
Q32 Near by CN7
LVDS/ Invertor Conn
1
D5
3
13K_F
(23) ENVDD 1
1
3 1 INVERT_SCL C636 C635 C633
(20,32,33) SMBCLK1
3 EN_LCDVCC 2 Q33 C632
DDTC124EUA-7-F 0.1U/50V 0.1U/50V 0.1U/50V 0.1U/10V
2
2 +3.3V_RUN CAP0603 CAP0603 CAP0603
(33) LCDVCC_TST_EN R595
1
BAT54C 2 1
Q108
2
2N7002W-7-F
13K_F Title
3 1 INVERT_SDA
(20,32,33) SMBDAT1 LCD CONN
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 24 of 61
5 4 3 2 1
A B C D E
L56
BLM18BB750SN1D
1 2 CRTB
(20) VGA_BLU
4 4
L57
BLM18BB750SN1D
1 2 CRTG
(20) VGA_GRN
L58
BLM18BB750SN1D
1 2 CRTR
(20) VGA_RED
1 1 1
1 1 1 1 1 1
R709 R710 R711 C808 C809 C810 C811 C812 C813
EMI
3 3
1.1A-POLYSW
RB500V-40 RB500V-40
1
1
C818 C819
0.1UF/16V 0.1UF/16V 0.1UF/16V 0.1UF/16V
2
0.1UF/16V 4.7U/10V_0805
2
CRT-VCC
L59 CN8
FCM1608KF-121T06 8 GND_0
7
U46 1 2 CRT-BC 15
2 DDCCLK 2
1 1 7
VCC_DDC
VCC_VIDEO
BYP
CRTV GND_1
14 VSYNC
R714 R715 6
CRTH GND_2
(26) CRT_DDCCLK 10 DDC_IN1 VCC_SYNC 1 13 HSYNC GND_5 m1
11 6.8K_F 6.8K_F 5 m2
(26) CRT_DDCDAT DDC_IN2 GND_3 GND_6
1 2 CRT-BD 12
2 2 L60 DDCDAT
4 NC_0
13 9 CRT-BCB FCM1608KF-121T06 11
(20) VGAHSYNC SYNC_IN1 DDC_OUT1 NC_1
15 12 CRT-BDB CRTB 3
(20) VGAVSYNC SYNC_IN2 DDC_OUT2 B
L62 10
FCM1608KF-121T06 CRTG GND_4
2 G
14 CRTHH R374 1 2 33 1 2 9
SYNC_OUT1 CRTVV R485 1 VCC
SYNC_OUT2 16 2 33 1 2 C820 C821 C822 C823 CRTR 1 R
1
L61
CRTB 3 FCM1608KF-121T06 SUYIN_070915FR015S216ZR
CRTG VIDEO_1 33P/50V 33P/50V 33P/50V 33P/50V
4
2
2
CRTR VIDEO_2
5 VIDEO_3
CRT Conn
GND
1 1
C831 C832
EMI
6
CM2009
22P/50V 22P/50V
2 2
1 1
Title
CRT CONN
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 25 of 61
A B C D E
5 4 3 2 1
1
1 2
5 R695
1
VCC 0.1U/10V D44 C544
3 4 10K SDMK0340L-7-F U119 0.1U/10V
(20) MXM_LCD_DDCCLK B1 A LCD_DDCCLK (24)
2
MCP_LCD_CLK 1 6 2 1 5
B2 S LVDS_DDC_SEL (11) VCC
2 3 4
GND B1 A
FROM GPIO21
1 6 CAD_SINK (11,27)
B2 S
1
SN74LVC1G3157DCKR LVDS_DDC_SEL LVDS SOURCE 2
GND
L MXM R628
D +3.3V_RUN D
1M
U132 H MCP SN74LVC1G3157DCKR
2
5
VCC
3 4 +3.3V_RUN U144 +3.3V_RUN
(20) MXM_LCD_DDCDAT B1 A LCD_DDCDAT (24)
MCP_LCD_DAT 1 6 5
B2 S VCC
1
2 3 4
GND R659 R155 B1 A
10K 10K 1 6 CAD_SINK (11,27)
B2 S
SN74LVC1G3157DCKR 2
2
LCD_DDCCLK GND
LCD_DDCDAT
SN74LVC1G3157DCKR
1
1 2
5 R696
VCC 0.1U/10V D47
3 4 10K SDMK0340L-7-F
(20) MXM_CRT_CLK B1 A CRT_DDCCLK (25)
2
(11) MCP_CRT_CLK 1 6 2 1 CRT_DDC_SEL (11)
B2 S
GND
2 MXM/MCP HDMI DDC MUX
FROM GPIO36
+3.3V_RUN
C608
SN74LVC1G3157DCKR CRT_DDC_SEL CRT SOURCE U126
Q815
C 1 2 C
BSN20
+3.3V_RUN
L MXM VCC
5
0.1U/10V
U134 H MCP 3 4 HDMI_DDC_SCL 1 3
(23) MXM_HDMI_CLK B1 A HDMI_SCL (27)
5 1 6 +3.3V_RUN
VCC (11) MCP_HDMI_CLK B2 S HDMI_DDC_SEL (14)
2
(20) MXM_CRT_DAT 3 4 CRT_DDCDAT (25) 2 FROM GPIO5
1
B1 A +3.3V_RUN GND +3.3V_RUN
1 6 R698
(11) MCP_CRT_DAT B2 S D54
2 SN74LVC1G3157DCKR 10K SDMK0340L-7-F
GND
2
R660 R156 2 1
10K 10K +3.3V_RUN
SN74LVC1G3157DCKR U143
2
CRT_DDCCLK 5
2
CRT_DDCDAT VCC
1
U122
1 2 SN74LVC1G3157DCKR HDMI_DDC_SEL SOURCE R662 R661
5 10K 10K
VCC 0.1U/10V
MCP_DP_AUXP_CLK
L MXM HDMI DDC
3 4
2
(11) MCP_DP_AUX_P B1 A
H MCP HDMI DDC HDMI_DDC_SCL
1 6 HDMI_DDC_SDA
(11) MCP_DP_CLK B2 S CAD_SINK (11,27)
2
GND
+3.3V_RUN
LVDS_MEM_DDC_SEL SOURCE
B MCP MEM& LVDS SMBus MUX B
SN74LVC1G3157DCKR L MCP LCD DDC
+3.3V_RUN
CAD_SINK SOURCE C626
1
U124 H MCP MEM SMBUS
+3.3V_RUN R651
U136
L MCP AUX 1 2
5 10K
VCC 0.1U/10V D49
H MCP DDC MCP_LCD_CLK SDMK0340L-7-F
5 3 4 MCP_MEM_LCD_CLK (14)
2
VCC B1 A
3 4 MCP_DP_AUXN_DAT 1 6 2 1
(11) MCP_DP_AUX_N B1 A (17,18) MCP_MEM_CLK B2 S LVDS_MEM_DDC_SEL (11)
SN74LVC1G3157DCKR
+3.3V_RUN
U140
5
VCC +3.3V_RUN
MCP_LCD_DAT 3 4
+3.3V_RUN B1 A MCP_MEM_LCD_DAT (14)
+3.3V_RUN U44A
MXM/MCP DP AUX MUX C573 (17,18) MCP_MEM_DAT 1
B2 S
6
U123 74LVC08APW
14
1
1 2 2
R697 GND
5 1 DP_HPD_SINK (11,27)
VCC 0.1U/10V D48
(20) DP_HPD 3
MXM_AUXP_CLK 3 4 10K SDMK0340L-7-F 2
B1 A AUX_SINK_P (27) PE_RESET_MXM# (10,19,21)
SN74LVC1G3157DCKR
2
7
B2 S
2
GND
FROM GPIO4
+3.3V_RUN
A SN74LVC1G3157DCKR DP_SEL SOURCE +3.3V_RUN +3.3V_RUN U44B A
74LVC08APW
14
+3.3V_RUN
L MXM AUX
4 HDMI_DET (11,27)
1
7
MXM_AUXN_DAT 3 4 AUX_SINK_N (27)
2
B1 A MCP_LCD_CLK MCP_MEM_CLK
MCP_DP_AUXN_DAT 1 6 MCP_LCD_DAT MCP_MEM_DAT
B2 S
2 Title
GND
MXM& MCP DDC/ AUX MUX
Size Document Number Rev
SN74LVC1G3157DCKR A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 26 of 61
5 4 3 2 1
5 4 3 2 1
2
R279 0 D21 D15 CN9
1 2 RB500V-40 RB500V-40
D D
HDMI_TX2_P_C 1
L19 D2+
2
1
HDMI_TX0_P HDMI_TX0_P_C HDMI_TX2_N_C D2_Shield
(23) HDMI_TX0_P
3 4 3 D2-
HDMI_TX0_N 2 1 HDMI_TX0_N_C HDMI_TX1_P_C 4
(23) HDMI_TX0_N D1+
5 D1_Shield
*DLW21SN900SQ2B_NC HDMI_TX1_N_C 6
HDMI_TX0_P_C D1-
7 D0+
1
R278 0 8
HDMI_TX0_N_C D0_Shield
1 2 9 D0- EMI1
R280 R281 HDMI_CLK_P_C 10
R282 0 2.2K 2.2K CK+
11 CK_Shield
1 2 HDMI_CLK_N_C 12
2
HDMI_CEC CK-
T35 1 13 CE_Remote
L20 1 14 YSD-48425A-025
1
HDMI_TX1_P HDMI_TX1_P_C T36 HDMI_SCL NC
1 2 PAD 15
(23) HDMI_TX1_P HDMI_TX1_N HDMI_TX1_N_C (26) HDMI_SCL HDMI_SDA DDC_CLK
4 3 (26) HDMI_SDA PAD 16 M1
(23) HDMI_TX1_N DDC_DATA M1
17 GND M2 M2
*DLW21SN900SQ2B_NC VGAF5V 18 M3
HDMI_DET +5V M3
(11,26) HDMI_DET 1 2 1 2 19 HP_DET M4 M4
R283 0 R63 L11
1 2 1K BLM18PG181SN1D
1
TYCO_1-1775040-8
1
R285 0 R284 C432 C839
1 2 100K C427
2
D16 100p/50V 0.1U/10V
2
L21 RB500V-40 180p/50V
2
HDMI_TX2_P 1 2 HDMI_TX2_P_C
2
(23) HDMI_TX2_P HDMI_TX2_N HDMI_TX2_N_C
(23) HDMI_TX2_N
4 3
C *DLW21SN900SQ2B_NC C
R286 0
1 2
R287 0
1 2
DISPLAY PORT CONNECTOR
Reserve For EMI L22
DP_LANE3_N 4 3 DP_LANE3_N_R +3.3V_DP_PWR1
(20) DP_LANE3_N DP_LANE3_P DP_LANE3_P_R
(20) DP_LANE3_P 1 2
1
*DLW21SN900SQ2B_NC
R191
R288 0 100K
1 2
2
R289 0
1 2 AUX_SINK_N_R
AUX_SINK_P_R
L23
1
DP_LANE2_N 4 3 DP_LANE2_N_R +3.3V_RUN +3.3V_DP_PWR1 R549 1 2 0_0603
(20) DP_LANE2_N DP_LANE2_P DP_LANE2_P_R R200
(20) DP_LANE2_P
1 2 (11,26) DP_HPD_SINK F5
100K
*DLW21SN900SQ2B_NC 1 2 2 1
D17
2
R291 0
B 1.1A-POLYSW *RB500V-40_NC C840 B
1 2
CN10
R290 0 0.1U/10V
1 2 20 20 +3.3V_DP_PWR
R65 PW R
19 PW R_RET 19
L24 1 2 1 2 18 18
DP_LANE1_N DP_LANE1_N_R L12 HPD
(20) DP_LANE1_N 2 1 17
DP_LANE1_P 3 4 DP_LANE1_P_R 1K BLM18PG181SN1D AUX_SINK_N_R 17 16 16
(20) DP_LANE1_P AUXN GND1
1
1
AUX_SINK_P_R 15 15
AUXP
1
*DLW21SN900SQ2B_NC R513 C612 14 14
D33 100K C611 220P/50V GND2
13 CAD_SINK (11,26)
2
13 MODE
R292 0 RB500V-40 *100p/50V_NC DP_LANE3_N_R 12
2
LANE3N 12
1 2 DP_LANE3_P_R 10 11
2
LANE3P 11 GND3
10
R293 0 DP_LANE2_N_R 9 9
DP_LANE2_P_R LANE2N
1 2 7 LANE2P 8 GND4 8
7
L25 DP_LANE1_N_R 6 6
DP_LANE0_N DP_LANE0_N_R DP_LANE1_P_R LANE1N
(20) DP_LANE0_N
2 1 4 LANE1P 5 GND5 5
DP_LANE0_P 3 4 DP_LANE0_P_R 4
(20) DP_LANE0_P DP_LANE0_N_R 3 LANE0N 3
*DLW21SN900SQ2B_NC DP_LANE0_P_R 1 2 2
LANE0P GND6
1
R294 0
H1
H2
H3
H4
1 2
MOLEX_47272-0001
M1
M2
M3
M4
R295 0
1 2
A L26 A
AUX_SINK_N 4 3 AUX_SINK_N_R
(26) AUX_SINK_N AUX_SINK_P AUX_SINK_P_R
(26) AUX_SINK_P 1 2
*DLW21SN900SQ2B_NC
R296 0
1 2
Title
R297 0
1 2 HDMI & DP CONN
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 27 of 61
5 4 3 2 1
1 2 3 4 5 6 7 8
1
USB2_D+ 3 9 ESATA_RX- C332 2 1 0.01U/16V SATA_RX2-C
FS1 U10 10K D+ B- ESATA_RX+ C331 2
4 GND4 B+ 10 1 0.01U/16V SATA_RX2+C
1 2 2 1 R298 11
IN GND GND3
1
*1.1A-POLYSW_NC C643 C642
2
A A
3 7 +USB_RIGHT_PWR *47p/50V_NC *47p/50V_NC C828 M1 M3
(33) USB_SIDE_EN# EN1# OUT1 M1 M3
8 0.1U/50V M2 M4
USB_OC0# (13)
2
OC1# CAP0603 M2 M4
4 6 +USB_RIGHT_PWR TYCO_1759581-3
EN2# OUT2
OC2# 5
1
M1
1 M1
eSATA Conn
1
C458 + C538
C457 TPS2062DR 10U/10V_0805 150U/6.3V
0.1U/50V CAP0805 POS7343H19
2
2
CAP0603
+3.3V_RUN
U127
6 VCC0
10 VCC1
16 VCC2
1
C444 C443 20
10U/10V_0805 10U/10V_0805 C861 C364 VCC3
USB POWER SW Place one 150uF cap by each Each channel is 1A CAP0805 CAP0805 0.1U/50V 0.01U/16V
2
USB connector. CAP0603
(13) SATA_TX2+ 1 IN0P OUT0P 15 SATA_TX2+C C363 1 2 0.01U/16V ESATA_TX+
+5V_ALW
JP9 +3.3V_SUS 2 14 SATA_TX2-C C362 1 2 0.01U/16V ESATA_TX-
(13) SATA_TX2- IN0M OUT0M
SHORT_PAD
1 2
C309 1 2 0.01U/16V SATA_CRX2+ 4 12 SATA_RX2+C
(13) SATA_RX2+ OUT1P IN1P
1
10K C308 1 2 0.01U/16V SATA_CRX2- 5 11 SATA_RX2-C
(13) SATA_RX2- OUT1M IN1M
FS2 U12 R303
B 1 2 2 IN GND 1 B
+3.3V_RUN R617 2 1 10K MAX4951_EN 7 3
2
*1.1A-POLYSW_NC EN GND0
GND1 13
3 7 +USB_LEFT_PWR R618 2 1 10K MAX4951_B0 9 17
(33,39) USB_BACK_EN# EN1# OUT1 B0 GND2
OC1# 8 USB_OC1# (13) GND3 18
R619 2 1 10K MAX4951_B1 8 19
+USB_LEFT_PWR B1 GND4
4 EN2# OUT2 6 M1 M1
OC2# 5 EN B0 B1 FUNCTION M2 M2 EMI2
1
1
M1 M1 0 X X Standby
1
1
1 1 1 Ch 0,1 Boost Output
+3.3V_SUS
U11 L46
R594 1 2 100 8 3 USB2_D+_C 4 3 USB2_D+
VCC D+ USB2_D-_C USB2_D-
D- 5 1 2
(13) MCP_USB2+ 2 HSD+
USB_OC0# C824 1 2 47p/50V 6 7 *DLW21SN900SQ2B_NC
(13) MCP_USB2- HSD- NC
USB_OC1# C825 1 2 47p/50V R489 1 2 0 1 4 R394 0
(33) FUSB31_ON# OE GND
1 2
TS3USB31RSER
C C
R395 0
1 2
L27
4 3 USB0_D- Place ESD diodes as close as USB connector.
(13) MCP_USB0-
1 2 USB0_D+
(13) MCP_USB0+
DLW21SN900SQ2B ESD2
USB CONN USB0_D- 1 6
1 6 +USB_LEFT_PWR
R300 *0_NC 2 2 5 5
1 2 USB0_D+ 3 4
+USB_LEFT_PWR +USB_LEFT_PWR 3 4
R301 *0_NC IP4220CZ6
1 2
CN48 ESD3
1 P USB1_D- 1 6
USB0_D- 1 6 +USB_LEFT_PWR
2 - 2 2 5 5
USB0_D+ 3 + USB1_D+ 3 4
L28 3 4
4 G M1 M1
4 3 USB1_D- IP4220CZ6
(13) MCP_USB1-
1 2 USB1_D+ 5 P M2 M2
(13) MCP_USB1+
USB1_D- 6 - ESD5
DLW21SN900SQ2B USB1_D+ 7 + USB2_D- 1 6
1 6 +USB_RIGHT_PWR
8 G 2 2 5 5
D R302 *0_NC USB2_D+ 3 4 D
FOXCONN_UB9112C-SB202-9F 3 4
1 2
1
SATA Connector
CN16 CN14 ODD Connector
GND0 1 GND0 S1
SATA_TX 2 SATA_TX0+ (13) SATA_TX S2 SATA_TX3+ (13)
CN17
SIGNAL
SIGNAL
SATA_TX# SATA_TX#
GND1 4 GND1 S4 GND0 1
5 SATA_RXN0_C C470 1 2 0.01U/16V S5 SATA_RXN3_CC471 1 2 0.01U/16V 2 SATA_TX1+ (13)
SATA_RX# SATA_RX0- (13) SATA_RX# SATA_RX3- (13) TXP
6 SATA_RXP0_C C468 1 2 0.01U/16V S6 SATA_RXP3_CC469 1 2 0.01U/16V 3 SATA_TX1- (13)
SATA_RX SATA_RX0+ (13) SATA_RX SATA_RX3+ (13) TXN
A GND2 7 GND2 S7 GND1 4 A
5 SATA_RXN1_C C473 1 2 0.01U/16V
RXN SATA_RX1- (13)
6 SATA_RXP1_C C472 1 2 0.01U/16V
RXP SATA_RX1+ (13)
3V0 8 +3.3V_RUN 3V0 P1 +3.3V_RUN C_DEC# 7 ODD_CABLE_DET# (36)
3V1 9 3V1 P2 NC0 8
3V2 10 3V2 P3 NC1 9
GND3 11 GND3 P4 NC2 10
GND4 12 GND4 P5 GND2 11
GND5 13 GND5 P6 GND3 12
5V0 14 +5V_HDD 5V0 P7 +5V_HDD GND4 13
5V1 15 5V1 P8 GND5 14
POWER
16 P9 15
POWER
5V2 5V2 GND6
GND6 17 GND6 P10 +5V0 16 +5V_MOD
RVS 18 RVS P11 +5V1 17
GND7 19 GND7 P12 +5V2 18
12V0 21 12V0 P13 +5V3 19
12V1 20 12V1 P14 +5V4 20
12V2 22 12V2 P15 M1 M1
M2 M2
M1 M1 M1 M1
M2 M2 HIROSE_FH28E-20S-0.5SH(11)
M2 M2
TYCO_2041626-4 Alltop_C11827-12205-L
+5V_MOD
+3.3V_RUN
1
1
1
C474 C475 C478 C483 C484 + C603
1
1
C476 C477 C479 C480 C481 C482 + C539 + C630 *10U/10V_0805_NC1U/10V_0603 0.1U/10V 0.1U/10V 1000P/50V 150U/6.3V
*10U/10V_0805_NC*1u/10V_NC *0.1U/10V_NC *0.1U/10V_NC *0.1U/10V_NC *1000P/50V_NC *150U/6.3V_NC *150U/6.3V_NC CAP0805 CAP0603 CAP0402 CAP0402 CAP0402 POS7343H19
2
CAP0805 CAP0603 CAP0402 CAP0402 CAP0402 CAP0402 POS7343H19 POS7343H19
2
2
Place caps close to
connector.
+5V_HDD
1
Q41 R305
1
1
C485 C486 C487 C488 C489 C660 C661 C662 C664 C667 C490 + C602 SI4800BDY-T1-E3 *0_0805_NC
10U/10V_0805 1U/10V_0603 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 1000P/50V 150U/6.3V 8 3 RES0805
CAP0805 CAP0603 CAP0402 CAP0402 CAP0402 CAP0402 CAP0402 CAP0402 CAP0402 CAP0402 CAP0402 POS7343H19 7 2 1 2
2
2
C
6 1 C
5
1
C530
1
Place caps close to C491
4
1 2 10U/10V_0805 R306
connector. +3.3V_SUS +15V_ALW CAP0805 100K
2
0.1U/50V
1
R309
R308 100K
+5V_RUN +5V_HDD +5V_RUN 100K 1 2 MOD_EN_5V
D1
Q42 R307
2
FDC655BN *0_0805_NC
6 RES0805 G1
D2
5 4 1 2 Q43A
2 2N7002DW-7-F
S1
1 (33) MODC_EN G2
1
Q43B
C529
1
1
C492 R310 2N7002DW-7-F C493
3
S2
1
+3.3V_SUS +15V_ALW 1 2 4.7U/6.3V_0603 100K 0.1U/10V
CAP0603 CAP0603
2
2
R313
2
0.1U/50V 100K
1
R312
2
R311 100K
1 2 HDD_EN_5V
100K
D1
2
D G1 D
D2
Q44A
2N7002DW-7-F
S1
(33) HDDC_EN G2
Q44B
1
2N7002DW-7-F C494
S2
1
0.1U/10V
CAP0603
2
R314 Title
100K
HDDx2 & CD ROM
2
CN24 TYCO_1775871-1
M1
M2
M3
M4
USB4_D- 4 3 MCP_USB4- (13)
USB4_D+ 1 2 MCP_USB4+ (13)
*DLW21SN900SQ2B_NC
Mini PCI-E Latch
1 2
+3.3V_SUS R319 0
1
R315 0
R316
10K +3.3V_WLAN +3.3V_WLAN +1.5V_RUN
CN18
2
+3.3V_WLAN
(10,20,22,31,39) PCIE_WAKE# 1 W AKE# 3.3V_1 2
R317 1 2 0 3 4
(31) COEX2_WLAN_ACTIVE RESERVED_1 GND0
R318 1 2 0 5 6
(31) COEX1_BT_ACTIVE_MINI RESERVED_2 1.5V_1
1
1
MINI1CLK_REQ# 7 8
(10) MINI1CLK_REQ# CLKREQ# UIM_PW R
9 10 R268 R267
GND1 UIM_DATA 2.2K
(10) CLK_PCIE_MINI1# 11 REFCLK- UIM_CLK 12 2.2K
(10) CLK_PCIE_MINI1
13 REFCLK+ UIM_RESET 14
15 16 1 T32 PAD Q45
2
2
GND2 UIM_VPP
2
*2N7002W-7-F_NC
PCI-Express TX and RX R320 0
1 2 WLAN_SMBCLK 1 3
direct to connector 1 17 18
PE_RESET# (10,19,21,31,39) MCP_SMB_SCL (15,31,39)
PAD T29 UIM_C8 GND3
B PAD T31 1 19 20 WLAN_RADIO_OFF# B
UIM_C4 W _DISABLE# R321 *0_NC
21 GND4 PERST# 22
(10) PCIE_RX1_N 23 PERn0 3.3VAUX1 24 1 2 WLAN_PCIE_RST# (12) 1 2
25 26 R322 0
(10) PCIE_RX1_P PERp0 GND5 +3.3V_WLAN
27 GND6 1.5V_2 28
29 30 WLAN_SMBCLK +3.3V_WLAN
GND7 SMB_CLK WLAN_SMBDATA
(10) PCIE_TX1_N 31 PETn0 SMB_DATA 32
33 34 Q46
(10) PCIE_TX1_P PETp0 GND8
2
35 36 USB4_D- *2N7002W-7-F_NC
GND9 USB_D- USB4_D+
(14) PCIE_MCARD1_DET# 37 RESERVED_3 USB_D+ 38
39 40 WLAN_SMBDATA 1 3
RESERVED_4 GND10 USB_MCARD1_DET# (14) MCP_SMB_SDA (15,31,39)
41 RESERVED_5 LED_W W AN# 42 PAD T37
43 RESERVED_6 LED_W LAN# 44
45 RESERVED_7 LED_W PAN# 46 PAD T38
+3.3V_RUN 47 48
RESERVED_8 1.5V_3
49 RESERVED_9 GND11 50 1 2
MINI1CLK_REQ# 51 52 R323 0
RESERVED_10 3.3V_2
M1
M2
1
TYCO_1775864-1
M1
M2
1
SDMK0340L-7-F
2
USB_MCARD1_DET# WLAN_RADIO_OFF# 2 1
PCIE_MCARD1_DET# WLAN_RADIO_DIS# (12)
R324
*0_NC Prevent backdrive when
C C
1 2
WoW is enabled.
Q47
*FDC655BN_NC Place caps close to connector.
6
5 4 1 2 +1.5V_RUN
2
1
1 JP4
SHORT_PAD
R325 R326
C531
*100K_NC *100K_NC
3
1 2
C496 C497
2
0.047U/10V 0.047U/10V
2
*0.1U/10V_NC
D1
Q48B G1
D2
*2N7002DW-7-F_NC Q48A
1
*2N7002DW-7-F_NC
S1
*470K_NC *4700P/50V_0603_NC
S2
2
1
D R328 D
2
1
*200K_F_NC
1
2
R330 +
2
2
CAP0805 POS7343H19
Title
MINI-CARD (WLAN)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 30 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
+3.3V_RUN
COEX2_WLAN_ACTIVE MINI2CLK_REQ# Reserve For EMI
L30
1
USB6_D- 1 2 MCP_USB6- (13)
1
1
C513 R357 USB6_D+ 4 3 MCP_USB6+ (13)
*33P/50V_NC *100K_NC C514 R383 R452
220P/50V 100K 100K *DLW21SN900SQ2B_NC
2
2
Flash Cache Module, BT, UWB Connector
1
2
USB_MCARD2_DET# R331 1 2 0
PCIE_MCARD2_DET# Layout Note: R332 1
2 0
A
+3.3V_RUN +1.5V_RUN R331 and R332 close to choke as possible to minimize stubs. A
CN20
1
R335 1 2 0 11 12 R343 1 2 0 C505 C506
(10) CLK_PCIE_MINI2# REFCLK- UIM_CLK LPC_LAD2 (12,33,34)
R336 1 2 0 13 14 R342 1 2 0 0.047U/10V 0.047U/10V
(10) CLK_PCIE_MINI2 REFCLK+ UIM_RESET LPC_LAD3 (12,33,34)
15 16 R344 1 2 0
LPC_LFRAME# (12,33,34)
2
+3.3V_RUN GND2 UIM_VPP
PCI-Express TX and RX
direct to connector R346 1 2 0 PE_RESET#
R345 1 2 0 17 18
(12,33,34) LPC_RESET# R347 1 UIM_C8 GND3
(33,34) CLK_LPC_DEBUG 2 0 19 UIM_C4 W _DISABLE# 20 R348 1 2 0 WPAN_RADIO_DIS_MINI# (12)
21 22 R350 1 2 *0_NC +3.3V_RUN
R349 1 GND4 PERST# WPAN_PCIE_RST# (12)
(10) PCIE_RX2_N 2 0 23 PERn0 3.3VAUX1 24 +3.3V_RUN
R337 1 2 0 25 26
(10) PCIE_RX2_P PERp0 GND5
27 GND6 1.5V_2 28
29 30 R352 1 2 0 MCP_SMB_SCL
GND7 SMB_CLK
1
R351 1 2 0 31 32 R354 1 2 0 MCP_SMB_SDA
(10) PCIE_TX2_N R353 1 PETn0 SMB_DATA
(10) PCIE_TX2_P 2 0 33 PETp0 GND8 34 C507 C508
35 36 USB6_D- 0.1U/10V 0.047U/10V
2
R355 1 GND9 USB_D-
(14) PCIE_MCARD2_DET# 2 0 37 RESERVED_3 USB_D+ 38 USB6_D+
39 RESERVED_4 GND10 40 USB_MCARD2_DET# (14)
RJ1 41 42
RESERVED_5 LED_W W AN#
1 43 RESERVED_6 LED_W LAN# 44
45 46 R356 1 2 *0_NC LED_WPAN_OUT# (33)
RESERVED_7 LED_W PAN#
B 2 47 RESERVED_8 1.5V_3 48 B
1
49 RESERVED_9 GND11 50
1
3 51 52 +
(12,33,34,38) IRQ_SERIRQ RESERVED_10 3.3V_2 C509 C510 C511 C512
M1
M2
0JA_0402 0.1U/10V 0.047U/10V 4.7U/6.3V_0603 *330U/6.3V_NC
2
TYCO_1775864-1 CAP0603 POS7343H19
M1
M2
RJ2
1
2
CN21 *TYCO_1775871-1_NC CN22 TYCO_1775871-1
(12) LPC_DRQ0# 3
M1
M2
M3
M4
M1
M2
M3
M4
L31
MiniCard WWAN Connector USB5_D-
USB5_D+
1 2 MCP_USB5- (13)
4 3 MCP_USB5+ (13)
+3.3V_RUN +3.3V_RUN +1.5V_RUN
Mini PCI-E Latch Mini PCI-E Latch *DLW21SN900SQ2B_NC
CN19
R358 1 2 0
PCIE_WAKE# 1 2 Layout Note: R359 1 2 0
W AKE# 3.3V_1
T39 PAD 3 RESERVED_1 GND0 4
T40 PAD 5 RESERVED_2 1.5V_1 6 R358 and R359 close to choke as possible to minimize stubs.
MINI3CLK_REQ# 7 8 UIM_PWR
(10) MINI3CLK_REQ# CLKREQ# UIM_PW R
9 10 UIM_DATA
GND1 UIM_DATA UIM_CLK
(10) CLK_PCIE_MINI3# 11 REFCLK- UIM_CLK 12
13 14 UIM_RESET Place caps close to connector.
(10) CLK_PCIE_MINI3 REFCLK+ UIM_RESET UIM_VPP +1.5V_RUN
C
15 GND2 UIM_VPP 16 C
1
19 UIM_C4 W _DISABLE# 20 WWAN_RADIO_DIS# (11)
21 22 R361 1 2 *0_NC C515 C516
GND4 PERST# WWAN_PCIE_RST# (12) 0.047U/10V 33P/50V
(10) PCIE_RX3_N 23 24 +3.3V_RUN
2
PERn0 3.3VAUX1
(10) PCIE_RX3_P 25 PERp0 GND5 26
27 GND6 1.5V_2 28
29 GND7 SMB_CLK 30 MCP_SMB_SCL (15,30,39)
(10) PCIE_TX3_N
31 PETn0 SMB_DATA 32 MCP_SMB_SDA (15,30,39)
(10) PCIE_TX3_P 33 PETp0 GND8 34
35 36 USB5_D- +3.3V_RUN
GND9 USB_D- USB5_D+
(14) PCIE_MCARD3_DET# 37 RESERVED_3 USB_D+ 38
39 RESERVED_4 GND10 40 USB_MCARD3_DET# (14)
41 RESERVED_5 LED_W W AN# 42
+3.3V_RUN 43 44
RESERVED_6 LED_W LAN#
1
45 46 C517 C518 C519 C520 + C521 + C522
RESERVED_7 LED_W PAN# 33P/50V 0.047U/10V 33P/50V 0.047U/10V
47 RESERVED_8 1.5V_3 48
1
220U/6.3V/ESR25
*220U/6.3V/ESR25_NC
49 50
2
RESERVED_9 GND11
51 RESERVED_10 3.3V_2 52
R402
M1
M2
100K
*TYCO_1775864-1_NC
2
M1
M2
PCIE_MCARD3_DET#
D CN23 D
CD2 CD1 ESD4 MINI3CLK_REQ#
UIM_PWR NC2 NC1 UIM_RESET UIM_VPP UIM_PWR
C5 VCC GND C1 1 1 6 6
2 5 UIM_PWR
UIM_RESET UIM_VPP UIM_CLK 2 5 UIM_DATA
C6 RST VPP C2 3 3 4 4
1
1
2
M2 M1
1
+3.3V_SUS
R525
REM_DIODE1_N DN6 REM_DIODE4_N REM_DIODE8_N
Q96 2 1
1
2N7002W-7-F
1
1
C370 2 Q22 C372 2 Q23 C374 2 Q24 2 Q25
2200P/50V MMBT3904-7-F C371 2200P/50V MMBT3904-7-F C373 10K 2200P/50V MMBT3904-7-F C375 MMBT3904-7-F C376
*100p/50V_NC *100p/50V_NC 3 1 THERM_SCL *100p/50V_NC *100p/50V_NC
2
2
(20,24,33) SMBCLK1
REM_DIODE1_P DP6 REM_DIODE4_P REM_DIODE8_P
+3.3V_SUS
R526
Put C370 close to Guardian. Put C372 close to Guardian. Put C374 close to Guardian. Put C376 close to Diode
Put C371 close to Diode Put C373 close to Diode 2 1 Put C375 close to Diode
Q97
2
Skin Temperature 2N7002W-7-F
10K
Place under CPU Place under HDD1 Place under HDD2
3 1 THERM_SDA
(20,24,33) SMBDAT1
A A
1
Quad/ Dual Core option: Q112 2 1
1
Quad Core: R206& R204 Mounted 2N7002W-7-F C382 2 Q26
2
R204 1 2 0 2200P/50V MMBT3904-7-F C383
(5) H_THERMDA_2 Dual Core: R206& R204 NC 13K_F *100p/50V_NC
2
3 1 THERM2_SCL
(22,33,35,36) SMBCLK2
1
REM_DIODE5_P
C546
470P/50V +3.3V_RUN Put C382 close to Guardian.
2
R603
Put C383 close to Diode
R206 1 2 0 2 1
(5) H_THERMDC_2
U6 Q113 Place under Bottom SODIMM:
2
2N7002W-7-F
13K_F
3 1 THERM2_SDA REM_DIODE9_N
(22,33,35,36) SMBDAT2
Put C379 close to THERM_SDA 10 SMDATA_BC-LINK_DATA
1
Guardian. THERM_SCL 11 39
SMBCLK_BC-LINK-CLK VIN1
1
48 2 Q27
VCP1 PWR_MON (44)
REM_DIODE1_P 36 45 1 2 MMBT3904-7-F C391
(5) H_THERMDA DP1_VREF_T VCP2 ADAPT_OC (33,43)
REM_DIODE1_N 35 R202 0 *100p/50V_NC
2
DN1_THERM REM_DIODE4_P
44
DP4_DN8
1
C379 H_THERMDA_2R 38 43 REM_DIODE4_N REM_DIODE9_P
H_THERMDC_2R DP2 DN4_DP8 REM_DIODE9_N REM_DIODE8_N
37
470P/50V DN2 REM_DIODE5_P REM_DIODE8_P
47 Put C391 close to Diode
2
H_THERMDA DP5_DN9 REM_DIODE5_N
41 46
H_THERMDC DP3_DN7 DN5_DP9 REM_DIODE9_P
(5) H_THERMDC 40 DN3_DP7
1 DP6 Place under WWAN/UWB
DP6_VREF_T2 DN6 R205 2
DN6_VIN2 2 1 10K +3.3V_SUS
+3.3V_SUS R207
1 222 +3VSUS_THRM 4 VDD MCP_DIODE_N
ATF_INT#BC-LINK_IRQ# 12 BC_INT#_EMC4002 (33)
+RTC_CELL 21 26 MAIN_PWR_SW# (33,35)
RTC_PWR3V POWER_SW#
1
1
27 ACAV_IN (19,33,36,43)
ACAVAIL_CLR
1
2
C381 20 FAN3_PWM R209 2 1 10K +3.3V_RUN 2 Q111
0.1U/10V C380 R2081 THERMTRIP_SIO_PWM1_GPIO5 SYS_SHDN_4002#
2 1K 18 25 MMBT3904-7-F C386
2
1
(33) RUNPWROK# 3V_PWROK#
THERMATRIP1# 22 MCP_DIODE_P
THERMATRIP2# THERMTRIP1#
23 THERMTRIP2#
THERMATRIP3# 24 19 Put C385 close to Guardian.
THERMTRIP3# LDO_SHDN#
Put C386 close to Diode
42 VSET LDO_POK 34
C384
0.1U/10V R215 <=4.7K 2N3904 2F(r/w) 7 29
953_F_0603 FAN_OUT1 LDO_OUT_FAN_OUT2 +3.3V_RUN
8 30
2
FAN_OUT2 LDO_OUT_FAN_OUT3
10K 2N3904 2E(r/w)
2
FAN3_TACH_FB 15 16 FAN2_TACH_FB
TACH1_GPIO3 TACH2_GPIO4 FAN2_PWM R216 2
18K Thermistor 2F(r/w) (14) 32KHZ_OUT 14 13 1 10K +3.3V_RUN
CLK_IN_GPIO2 PWM2_GPIO1
1
>=33K Thermistor 2E(r/w) C387
M10
H1
H2
H3
H4
H5
H6
H7
H8
H9
0.1U/10V
2
EMC4002
M1
M2
M3
M4
M5
M6
M7
M8
M9
M10
D41
1 2 WRST# (33)
C392 needs to be placed +3.3V_SUS +3.3V_SUS +3.3V_SUS
near Guardian IC. SDMK0340L-7-F U129
1 8 THERM2_SCL
THERM_STP# (47) VDD SCLK
1
1
R218 MCP_DIODE_N 3 6 THERM_ALERT#
D- ALERT#
1
THERMATRIP1#
2
THERMATRIP1# (47)
3
Q98
C 2 2N7002W-7-F C
3
1
3
1
+3.3V_RUN 1 2 FAN2_PWR
+5V_RUN
2
2
(5,7) H_THERMTRIP#
1
Q99
1
2
D2 2N7002W-7-F
C393 C394 B340A-13-F
*DA204U_NC 2.2U/25V_0805 0.1U/10V
1
D3 J1
2
3
+3.3V_MXM1 +3.3V_SUS 1
+3.3V_RUN PWR
2 GND
+3.3V_RUN R2211 4.7K
2 FAN2_TACH_FB 3
TACH
1
FAN2_PWM 4 +5V_RUN
PWM
1
R222 5
R223 R607 8.2K_F (36) FAN2_DET# DEC#
M1
8.2K_F FAN2_TACH_FB GND0
EMI M2
GND1
1
10K
2
1
THERMATRIP2# R368 C540
2
2
3
Q29 C397
2
R488 1 2 *0_NC 2 0.1U/10V +5V_RUN +5V_RUN
(20,42) MXM1_35VOK
MMBT3904-7-F MXM1 FAN Conn
2
C794 2 1 0.1U/10V
1
R225
1
0_0805
(20) THERMTRIP_VGA1# +3.3V_RUN
Put C397 close to Guardian. +5V_RUN 1 2 FAN3_PWR D19 R369 D20
1
*DA204U_NC 4.7K B340A-13-F
C541
1
0.1U/10V
2
2
D6
3
+3.3V_MXM1 +3.3V_SUS C395 C396 B340A-13-F
+3.3V_RUN *DA204U_NC 2.2U/25V_0805 0.1U/10V
1
D4 J2
D D
2
1
3
1
R531 1
R530 R608 8.2K_F PWR
2 GND
8.2K_F +3.3V_RUN R2261 4.7K
2 FAN3_TACH_FB 3 CN25
10K FAN3_PWM TACH
4
2
C795 2 GND0
1 0.1U/10V M2 Title
1
GND1
FAN & THERMAL EMC4002
MOLEX_53398-0571 Size Document Number Rev
(22) THERMTRIP_VGA2#
Put C545 close to Guardian. A00
MXM2 FAN Conn CPU FAN Conn Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 32 of 61
1 2 3 4 5 6 7 8
5 4 3 2 1
U15
R376 0 R378 0
(35) KSO[0..15]
1 2 CLK_LPC 3 1 2
(31,34) CLK_LPC_DEBUG (35) KSI[0..7] ITE8512E VBAT1
VCC 11 +3.3V_RUN
+RTC_CELL
+3.3V_KBVCC
LQFP-128L
1
ADAPT_TRIP_SET 57 26 +3.3V_KBVCC
(19,43) ADAPT_TRIP_SET KSO17/GPC5 VSTBY1
1
56 50 R379 SMBDAT0 R269 1 2 4.7K
KSO15 KSO16/GPC3 VSTBY2 *0_NC C547 SMBCLK0 R270 4.7K
55 KSO15 VSTBY3 92 1 2
SMBCLK1 KSO14 54 114 0.1U/10V SMBDAT1 R271 1 2 13K_F
2
SMBDAT1 KSO13 KSO14 VSTBY4 SMBCLK1 R272 13K_F
53 121 1 2
2
KSO12 KSO13 VSTBY5 SMBDAT2 R273 10K
52 KSO12/SLCT VSTBY6 127 1 2
KSO11 51 SMBCLK2 R274 1 2 10K
KSO11/ERR
1
1
KSO10 46
D50 D51 KSO9 KSO10/PE
D
45 KSO9/BUSY D
*RB500V-40_NC *RB500V-40_NC KSO8 44 66 HWPG
KSO8/ACK ADC0/GPI0 HWPG (42)
KSO7 43 67 +3.3V_SUS
KSO7/PD7 ADC1/GPI1 IMVP6_PROCHOT# (44)
KSO6 42 68 MXM1_PWROK (10,20)
2
2
KSO5 KSO6/PD6 ADC2/GPI2 THERM_MXM1# R517 2
41 KSO5/PD5 KEYBOARD ADC3/GPI3 69 LED_WPAN_OUT# (31) 1 4.7K
KSO4 40 70 THERM_MXM2# R516 2 1 4.7K
KSO4/PD4 ADC4/GPI4 SATA_ACT# (13,35)
KSO3 39 71 FUSB31_ON# R700 1 2 100K
KSO3/PD3 ADC5/GPI5 PBAT_PRES# (49)
KSO2 38 72 ADAPT_OC
KSO2/PD2 ADC6/GPI6 ADAPT_OC (32,43)
SMBCLK2 KSO1 37 ADC/DAC 73 SIO_SLP_S5#
KSO1/PD1 ADC7/GPI7 SIO_SLP_S5# (14,39,46)
SMBDAT2 KSO0 36 SUS_ON R384 1 2 100K
KSO0/PD0 HWPG R386 1
DAC0/GPJ0 76 PS_PWRGD (14) 2 100K
KSI7 65 77 PWRGD_SB R385 1 2 100K
KSI7 DAC1/GPJ1 SIO_EXT_WAKE# (14)
1
KSI6 64 78
KSI6 DAC2/GPJ2 LAN_DISABLE (40)
D52 D53 KSI5 63 79
KSI5 DAC3/GPJ3 EXPRCRD_PWREN# (10,39) +3.3V_RUN
*RB500V-40_NC *RB500V-40_NC KSI4 62 80 PWRGD_SB
KSI4 DAC4/GPJ4 PWRGD_SB (14)
KSI3 61 81 1 2
KSI3/SLIN DAC5/GPJ5 MCP_PWRBTN# (14)
KSI2 60 D26 IRQ_SERIRQ R388 1 2 *10K_NC
2
1
100K 93 48
(12,34,38) CLKRUN# CLKRUN/GPH0/ID0 TACH1/GPD7 PANEL_BKEN (23)
C IRQ_SERIRQ 5 LPC R396 R391 C
2
2
GA20/GPB5
(24) LCD_TST 17 LPCPD/W UI6/GPE6
1
C548
1
1U/10V_0603 GPB6 4 108 R492 1 2 *0_NC
KBRST/GPB6 RXD/GPB0 BC_INT#_EMC4002 (32)
CAP0603 WRST# 14 109 C550 C549
(32) WRST# AUX_EN_WOWL (30)
2
2
(24) LCD_BAK# PW UREQ/GPC7 CRX0/GPC0
IR/UART CTX0/GPB2 123 RUN_ON (24,45,46,48,50)
(39) NB_MUTE#
19 L80HLAT/GPE0 CRX1/GPH1/ID1 94 HDDC_EN (29)
D27 2 1 SIO_PME# 20 95
(14) MCP_PME# L80LLAT/W UI7/GPE7 CTX1/GPH2/ID2 SIO_SLP_S3# (14,34,36,39)
SDMK0340L-7-F
SMBCLK0 110
(43,49) SMBCLK0 SMBDAT0 SMCLK0/GPB3 SUS_ON
Charge and BAT (43,49) SMBDAT0 111 SMDAT0/GPB4 FLFRAME/GPG2/LF 100 SUS_ON (48,50)
FLRST/GPG0/TM 106 3V_ALW_ON (50)
SMBCLK1 115 104 +3.3V_ALW_17020 +3.3V_KBVCC
(20,24,32) SMBCLK1 SMCLK1/GPC1 FLAD3/GPG6 TPDET#_ACOFF (49)
LCD& Thermal& MXM1 SMBDAT1 116 SMBUS LPC/FWH
(20,24,32) SMBDAT1 SMDAT1/GPC2
FLASH FLAD2/SO 103 EC_FLASH_SPI_DO (34)
MXM2& Media button SMBCLK2 117 102 1 2
(22,32,35,36) SMBCLK2 SMCLK2/GPF6 FLAD1/SI EC_FLASH_SPI_DIN (34)
SMBDAT2 118 101
& Expand I/O (22,32,35,36) SMBDAT2 SMDAT2/GPF7 FLAD0/SCE EC_FLASH_SPI_CS# (34)
105 EC_FLASH_SPI_CLK JP10
SHORT_PAD
FLCLK EC_FLASH_SPI_CLK (34)
(32) RUNPWROK#
85 PS2CLK0/GPF0
(14,44) CPU_PWRGD 86 PS2DAT0/GPF1 EGAD/GPE1 82 PS_ID (49)
EGPC EGCS/GPE2 83 5V_ALW_ON (47)
LOW_BAT 87 84
(36) LOW_BAT PS2CLK1/GPF2 EGCLK/GPE3 SIO_PWRGD_SB (32,42)
PS_ID_DISABLE# 88 PS/2
B (49) PS_ID_DISABLE# PS2DAT1/GPF3 +3.3V_KBVCC B
1
D23 ITE8512_XTAL2 2
ECSMI# CK32KE R393 R392
(14) MCP_EXT_SMI# 2 1 Default is pull-up
1 18 10K 10K
VSS1 RI1/W UI0/GPD0 CHARGE_STATE# (36)
SDMK0340L-7-F SIO_VSS 12 21
VSS2 RI2/W UI1/GPD1 ACAV_IN (19,32,36,43)
D24 27 35 USB_SIDE_EN# (28)
2
VSS3 W UI5/GPE5
(14) MCP_EXT_SCI# 2 1 ECSCI# 49 VSS4
91 112 GPH4
VSS5 RING/PW RFAIL/LPCRST/GPB7 USB_BACK_EN# (28,39)
SDMK0340L-7-F 113 GPH3
D25 VSS6
122 VSS7 PW RSW /GPE4 125 MAIN_PWR_SW# (32,35)
(14) MCP_A20GATE 2 1 GA20
1
SIO_AVCC 74 33
AVCC GINT/GPD5 LCDVCC_TST_EN (24)
SDMK0340L-7-F SIO_AVSS 75
D22 AVSS R397 R400
(14) MCP_KBRDRSTIN# 2 1 GPB6 ITE8512E *10K_NC *10K_NC
LQFP128-15P7
2
SDMK0340L-7-F
1
C556 C557 C558 C559 C560
W2
10U/6.3V_0603 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
1
2
L34 C553 0.1U/10V
1
+3.3V_KBVCC +3.3V_KBVCC
U16
D
1 2 3 OUT IN 1 D
D28 4 5/3#
1
SDMK0340L-7-F
1
R403 C561 2 GND C562
SHDN 5
1
10K 2.2U/16V_0603 *1u/25V_NC
R406 CAP0603 *MAX1615EUK-T+_NC CAP0805
2
U17 10K
2
(33) EC_FLASH_SPI_CS# 1 CE# VDD 8
R407 1 2 15 6
(33) EC_FLASH_SPI_CLK
2
R405 1 SCK
(33) EC_FLASH_SPI_DIN 2 15 5 SI
R404 1 2 15 2 7 PAD T14 1 BT1
(33) EC_FLASH_SPI_DO SO HOLD#
3 W P# VSS 4 1 2 +RTC_1 1 2 +RTC 1 PW R
1
C564 D29 R408 1K 2 GND
1
C563 SST25VF016B-50-4C-S2AF 0.1U/10V SDMK0340L-7-F M1 GND0
2
22P/50V C565 PAD T13 1 M2
2
1U/10V_0603 GND1
2 CAP0603 RTC BAT Conn
1
MOLEX_53398-0271
to Consumer IR
+3.3V_RUN
C +3.3V_RUN C
+3.3V_ALW U145
1
2 25 TPM_P25
(33) CIRRX RX NC0
3 R415 1 2 *10K_NC 19 R69
GND NC1
(36) CIR_CBL_DEC# 4 DEC# (31,33) CLK_LPC_DEBUG
21 LCLK NC2 14 *0_NC
M1 22 13 +3.3V_RUN
GND0 (12,31,33) LPC_LFRAME# LFRAME# NC3
1
C571 M2 16 8
2
0.1U/10V GND1 R120 1 TPM_PD# LRESET# NC4
(14,33,36,39) SIO_SLP_S3#
2 *0_NC 28 LPCPD# NC5 5
27 3 RJ5
2
7 TESTBI 2
TESTBI PHYSICAL_PRESENCE
9
IR Conn GPIO4
1
6 GPIO3 GND0 4 3
2 11 R72
GPIO2/SDA GND1 *10KJB_0402_NC
1 GPIO1/SCL GND2 18 *0_NC
RJ6
2
1 *ST_ST19N18_NC
(12,31,33) LPC_RESET#
2
+3.3V_RUN
(12,38) PCI_RST#
3
B Winbond BADD (pin9) BOM select B
*0JB_0402_NC
No pull-down 7Eh-7Fh
1
C653 C652 C651 C650
*1u/25V_NC *0.1U/10V_NC *0.1U/10V_NC *0.1U/10V_NC 10K pull-down EEh-EFh
CAP0805
2
TPM_PWR
TPM Vendor BOM select
ST Mounted: R66
1
C647
NA: R69, R70, R72, C647, C648 C648 *1u/25V_NC
*10U/10V_0805_NC CAP0805
2
Winbond NA: R66 CAP0805
Mounted: R69, R70, R72, C647, C648
A A
Title
FLASH/ RTC/ CIR
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 34 of 61
5 4 3 2 1
5 4 3 2 1
1
2N7002W-7-F KSO14 KSO12
7
KSO15 KSO14
6
R655 TP_LED_R_DRV#_R KSO15
(36) TP_LED_R_DRV# 1 3 5
100K S D NC3
4
NC2
3
2
LED_DISABLE# G NC1
2
NC0
3 1
2 GND
LED_DISABLE# HIROSE_FH12HP-30S-1SV(55)
D
(33) LED_DISABLE 2
G Q118
Q116 S 2N7002W-7-F
2N7002W-7-F CP1 CP4
1 1 3 TP_LED_G_DRV#_R 5 4 KSO7 5 4 KSI0
(36) TP_LED_G_DRV# S D
6 3 KSO0 6 3 KSO13
7 2 KSI1 7 2 KSO5
G KSI7 KSO2
8 1 8 1
C 2 100PX4 100PX4 C
LED_DISABLE#
100PX4 100PX4
+5V_RUN +5V_RUN
Power Buttom
Right SPK LED Conn Left SPK LED Conn
+3.3V_ALW_17020 +3.3V_ALW_17020
1
D30
*DA204U_NC R409
100K
+5V_RUN +3.3V_F347 +5V_ALW +5V_RUN
3
SW1 R410 10K
2
+3.3V_ALW +5V_ALW 1 3 POWER_ SW_IN0# 1 2 MAIN_PWR_SW# (32,33)
2 4
1
1
R420 LED Board Conn SKQGABE010 C566
1
2
CN54 For test only. CAP0603
D31 0.1U/10V 0.1U/10V
2
*DA204U_NC 1 2
+3V_ALW +5V_ALW
3 4
R436 1 LED_DATA_R +5V_RUN0 +5V_RUN1 LED_CLK_R
(36) LED_DATA 2 0 5 6 R437 1 2 0 LED_CLK (36)
3
GND1 GND2
M1 M2
M1 M2
A M3 M4 A
M3 M4
HIROSE_FH12-16S-0.5SV
+3.3V_SUS +3.3V_SUS
1
R620
1
4.7K U41
R637 R428 R599 R362 24 4 FAN1_DET#
V+ P0 FAN1_DET# (32)
*100K_NC *100K_NC 100K 100K 5 FAN2_DET#
2
P1 FAN2_DET# (32)
MAX1_AD0 21 6 FAN3_DET#
AD0 P2 FAN3_DET# (32)
MAX1_AD1 2 7 CAMERA_CBL_DET#
CAMERA_CBL_DET# (24)
2
LID_SW#_R KB_DET#_R MAX1_AD2 AD1 P3 PWRBTN_DEC#
3 8 PWRBTN_DEC# (35)
AD2 P4 AUDIO_CBL_DEC#
3 3 9 AUDIO_CBL_DEC# (39)
P5
1
1 10 TP_CBL_DEC#
R624 R625 R626 INT/016 P6 TP_CBL_DEC# (35)
11 ODD_CABLE_DET#
D D 4.7K 4.7K 4.7K P7 ODD_CABLE_DET# (29)
13 LCD_CBL_DET#
4 P8 LCD_CBL_DET# (24) 4
2 2 22 14 CIR_CBL_DEC#
G G (22,32,33,35) SMBCLK2 SCL P9 CIR_CBL_DEC# (34)
23 15 KB_DET#_R
(22,32,33,35) SMBDAT2
2
S Q114 S Q110 SDA P10 KB_LED_CABLE_DEC#
3 3 16 KB_LED_CABLE_DEC# (37)
*2N7002W-7-F_NC 2N7002W-7-F P11 INV_CBL_DEC#
17 INV_CBL_DEC# (24)
1 1 P12 LSPK_CBL_DEC#
D D 12 18 LSPK_CBL_DEC# (35)
GND P13 RSPK_CBL_DEC#
19 RSPK_CBL_DEC# (35)
P14 CAM_PWR_ON
2 LID_SW# (24,33,35) 2 KB_DET# (35,49) 20 CAM_PWR_ON (24)
G G P15
S Q115 S Q95 MAX7313AEG+
*2N7002W-7-F_NC 2N7002W-7-F
1 1
+3.3V_F347 +3.3V_F347
+3.3V_F347
1
RJ3 R524 1 2 4.7K R629 R630
1 R532 1 2 4.7K +3.3V_F347 4.7K 4.7K U43
(22,32,33,35) SMBCLK2
24 4 KB_LED_R1_DRV#
V+ P0 KB_LED_R1_DRV# (37)
2 R596 2 1100K 5 KB_LED_G1_DRV#
LED_CLK (35) KB_LED_G1_DRV# (37)
2
MAX2_AD0 P1 KB_LED_B1_DRV#
21 6 KB_LED_B1_DRV# (37)
I2C_CLK SIO_SLP_S3 MAX2_AD1 AD0 P2 KB_LED_R2_DRV#
3 2 7 KB_LED_R2_DRV# (37)
MAX2_AD2 AD1 P3 KB_LED_G2_DRV#
3 3 8 KB_LED_G2_DRV# (37)
0JB_0402 Q109 AD2 P4 KB_LED_B2_DRV#
9 KB_LED_B2_DRV# (37)
1
2N7002W-7-F P5 KB_LED_R3_DRV#
D 1 10 KB_LED_R3_DRV# (37)
R633 R634 INT/016 P6 KB_LED_G3_DRV#
11 KB_LED_G3_DRV# (37)
RJ4 4.7K 4.7K P7 KB_LED_B3_DRV#
2 SIO_SLP_S3# (14,33,34,39) 13 KB_LED_B3_DRV# (37)
G LED_CLK P8 KB_LED_R4_DRV#
(22,32,33,35) SMBDAT2 1 22 14 KB_LED_R4_DRV# (37)
S LED_DATA SCL P9 KB_LED_G4_DRV#
23 15 KB_LED_G4_DRV# (37)
2
SDA P10 KB_LED_B4_DRV#
2 LED_DATA (35) 16 KB_LED_B4_DRV# (37)
1 P11
3 17 3
I2C_DAT P12
3 Reserve for AlienFX Debug. 12
GND P13
18
RJA: For EC control 19
0JB_0402 P14
RJB: For C8051F347 control. 20
+3.3V_F347 P15
MAX7313AEG+
R264 2 1100K
CHARGE_STATE
3
+5V_SUS Q75
R265 0 2N7002W-7-F
D
2 1
U42 2
G CHARGE_STATE# (33)
SPI_MOCLK SIO_SLP_S3 S
2 26
SPI_MOSO P0_0 P1_0 CHARGE_STATE +3.3V_F347 +3.3V_F347
1 25
SPI_MOSI P0_1 P1_1 ACAV_IN# 1
32 24
SPI_MOCS# P0_2 P1_2 LID_SW#_R
31 23
I2C_DAT P0_3 P1_3 LOW_BAT
30 22 LOW_BAT (33)
P0_4 P1_4
1
+3.3V_F347 I2C_CLK 29 21 +3.3V_F347
P0_5 P1_5 R647 R635
28 20
P0_6 P1_6 R262 2 4.7K 4.7K
1 2 27 19 1 100K U45
R632 1K P0_7 P1_7 LSPK_LED_R_DRV#
24 4 LSPK_LED_R_DRV# (35)
ACAV_IN# V+ P0 LSPK_LED_G_DRV#
(13) MCP_USB3+ 4 5 LSPK_LED_G_DRV# (35)
2
D+ P1
(13) MCP_USB3- 5
D- P2_0
18 3 Q74 MAX3_AD0 21
AD0 P2
6 LSPK_LED_B_DRV#
LSPK_LED_B_DRV# (35)
7 17 2N7002W-7-F MAX3_AD1 2 7 RSPK_LED_R_DRV#
REGIN P2_1 AD1 P3 RSPK_LED_R_DRV# (35)
8 16 MAX3_AD2 3 8 RSPK_LED_G_DRV#
VBUS P2_2 D AD2 P4 RSPK_LED_G_DRV# (35)
1 2 9 15 9 RSPK_LED_B_DRV#
RSPK_LED_B_DRV# (35)
1
R636 1K RESET#_C2CK P2_3 P5 HEAD_LED_R_DRV#
10 14 2 ACAV_IN (19,32,33,43) 1 10 HEAD_LED_R_DRV# (24)
P3_0_C2D P2_4 G R646 R648 INT/016 P6 HEAD_LED_G_DRV#
13 11 HEAD_LED_G_DRV# (24)
P2_5 S 4.7K 4.7K P7 HEAD_LED_B_DRV#
6 12 13 HEAD_LED_B_DRV# (24)
VDD P2_6 LED_CLK P8 LOGO_LED_R_DRV#
11 22 14 LOGO_LED_R_DRV# (24)
P2_7 1 LED_DATA SCL P9 LOGO_LED_G_DRV#
3 23 15 LOGO_LED_G_DRV# (24)
2
CN27 GND SDA P10 LOGO_LED_B_DRV#
16 LOGO_LED_B_DRV# (24)
P11 TP_LED_R_DRV#
17 TP_LED_R_DRV# (35)
C8051F347 P12 TP_LED_G_DRV#
1 12 18 TP_LED_G_DRV# (35)
PWR GND P13 TP_LED_B_DRV#
2 19 TP_LED_B_DRV# (35)
2 C2CK P14 2
3 20
C2D P15
4
GND0 MAX7313AEG+
M1
GND1
M2
GND2
MOLEX_53398-0471
+3.3V_F347 behavior
State Reference AD2 AD1 AD0 MAX7313 #
S0 S3 S4 S5 +3.3V_ALW +3.3V_F347 U41 0 0 0 Cable Detect#
JP17
AC In ON ON ON ON U43 0 0 1 KB LED
U45 0 1 0 SPK& Head& Logo& T/P LED
+3.3V_F347 +3.3V_F347 BAT only ON ON Off Off --- 0 1 1 LED Board
Q50
AC mode Battery full in S5: FDC655BN --- 1 0 0 Media Board
turn off ELC controller. 6 --- 1 0 1 Media Board
1
5 4
R616 2
1
10K 1 1
R614 R615
U40
1
WP SCK
1
15 2 SPI_MOSI 0.1U/50V
7 5 1 R622 R372
HOLD SI 100K CAP0603
R528
8 2 15 2 1 R623 SPI_MOSO 1 2
VDD SO 100K
CAMERA_CBL_DET# R427 1 2 100K
1
D1
D2
S1
+3.3V_RUN +3.3V_RUN
+3.3V_RUN +3.3V_RUN +3.3V_RUN +3.3V_RUN
1
1
1
R665 1 KB_LED_R1
2 100_0603 R770 R768 R674 1 KB_LED_B3
2 100_0603
R677 R666 R736 R733 R670 1 2 100_0603
KB_LED_G2 4.7K 4.7K
4.7K 4.7K 4.7K 4.7K
2
2
3
3
3
2
3
2 2
3
2 Q69
1
4
Q18 Q60 (36) KB_LED_B3_DRV# 2N7002W-7-F
4
2 2
1
(36) KB_LED_R1_DRV# 2N7002W-7-F (36) KB_LED_G2_DRV# 2N7002W-7-F Q68
1
Q49 Q61 2N7002W-7-F
1
2N7002W-7-F 2N7002W-7-F
1
1
2
2
3
3 2 2
3
2
3
2 Q62 2 Q71
1
Q56 (36) KB_LED_G3_DRV# 2N7002W-7-F (36) KB_LED_B4_DRV# 2N7002W-7-F
2
1
1
Q57 2N7002W-7-F 2N7002W-7-F
1
2N7002W-7-F
3 3
+3.3V_RUN +3.3V_RUN
+3.3V_RUN +3.3V_RUN
1
1
R750 R747
R730 R731 4.7K 4.7K
4.7K 4.7K R587 1 KB_LED_R3
2 100_0603 R668 1 KB_LED_G4
2 100_0603
2
2
3
3
2 CN59
3
2
3
2 Q64 1 2
1
Q58 (36) KB_LED_G4_DRV# 2N7002W-7-F (36) KB_LED_CABLE_DEC# KB_LED_R1 KB_DEC#1 KB_DEC#2 KB_LED_G1
2 3 4
1
1
Q59 2N7002W-7-F +5V_RUN KB_LED_G2 LED_B1 LED_R2 KB_LED_B2
7 8
1
HIROSE_FH12-16S-0.5SV 0.1U/10V
KB Baklit Conn
+3.3V_RUN +3.3V_RUN +3.3V_RUN +3.3V_RUN
2 2
1
1
R676 1 2 100_0603
KB_LED_B1
R681 R682 R679 R672
4.7K 4.7K 4.7K 4.7K
R562 1 KB_LED_R4
2 100_0603
2
2
3
3
2 2
3
2 Q19 2 Q52
1
1
(36) KB_LED_R4_DRV# 2N7002W-7-F (36) KB_LED_B1_DRV# 2N7002W-7-F
Q55 Q54
1
2N7002W-7-F 2N7002W-7-F
R671 1 KB_LED_G1
2 100_0603
R678 R667 R764 R755 R675 1 KB_LED_B2
2 100_0603
4.7K 4.7K 4.7K 4.7K
2
2
3
1 2 2 1
3
2 Q37 2 Q67
1
2N7002W-7-F 2N7002W-7-F
Title
LIGHT FX-2/ LID
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 37 of 61
A B C D E
A B C D E
1
C575 C576 C577 C578 C579 C580 1 2
10U/6.3V_0603 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V
CAP0603
2
1 1
+3.3V_R5C833 +3.3V_R5C833
U21B
1
C581 C582 C583 C584 10 67
10U/6.3V_0603 0.1U/10V 0.1U/10V 0.1U/10V VCC_PCI1 VCC_3V
20 VCC_PCI2
CAP0603 27
2
VCC_PCI3
32 VCC_PCI4
1
41 C586 C587
VCC_PCI5 0.1U/10V 10U/6.3V_0603
128 VCC_PCI6 CAP0603
2
61 VCC_RIN
16 VCC_ROUT1
Please place 34 VCC_ROUT2
64 VCC_ROUT3
1
1
capacitors for C585 C588 C589 C590 114
0.01U/16V 0.01U/16V 0.47U/10V 0.47U/10V VCC_ROUT4
VCC_ROUTx as CAP0603 CAP0603
120 VCC_ROUT5 Place the power caps
2
2
close to R5C833 as VCC_MD 86 close to the relation
possible. pins.
GND1 4
(12) PCI_AD[31..0] GND2 13
2 PCI_AD31 125 22 2
PCI_AD30 AD31 GND3
126 AD30 GND4 28
PCI_AD29 127 54
PCI_AD28 AD29 GND5
1 AD28 GND6 62
PCI_AD27 2 63
PCI_AD26 AD27 GND7
3 AD26 GND8 68
PCI_AD25 5 118
+3.3V_R5C833 PCI_AD24 AD25 GND9
6 AD24 GND10 122
PCI_AD23 9
PCI_AD22 AD23
11 AD22
1
PCI_AD21 12 99
PCI_AD20 AD21 AGND1
14 AD20 AGND2 102
R454 PCI_AD19 15 103
100K PCI_AD18 AD19 AGND3
17 AD18 AGND4 107
PCI_AD17 18 111
2
1
C591 PCI_AD11 40 R455 10K
PCI / OTHER
1U/10V_0603 asserted only when PCI_AD10 AD11
42 AD10 HW SPND# 69 1 2
CAP0603 PCI_AD9 43 R456 R457
system power supply
2
2
PCI_AD6 AD7
47 AD6 MSEN 58
PCI_AD5 48 XD Card Enable
PCI_AD4 AD5
49 AD4 XDEN 55
PCI_AD3 50
PCI_AD2 AD3
3
PCI_AD1
51 AD2 Serial ROM disable 3
52 AD1 UDIO5 57
PCI_AD0 53 AD0
(12) PCI_PAR 33 PAR SD Card Enable
(12) PCI_C_BE3# 7 C/BE3# UDIO3 65
(12) PCI_C_BE2# 21 C/BE2# UDIO4 59
(12) PCI_C_BE1# 35 C/BE1# MMC Card Enable
(12) PCI_C_BE0# 45 C/BE0# UDIO2 56
PCI_AD23 R458 1 2 100 8 IDSEL
UDIO1 60
(12) PCI_REQ0# 124 REQ#
(12) PCI_GNT0# 123 GNT# UDIO0/SRIRQ# 72 IRQ_SERIRQ (12,31,33,34)
(12) PCI_FRAME# 23 FRAME#
(12) PCI_IRDY# 24 IRDY#
(12) PCI_TRDY# 25 TRDY#
CLK_PCI_PCCARD
(12) PCI_DEVSEL# 26 DEVSEL# 1394 Interrupt
(12) PCI_STOP# 29 STOP# INTA# 115 PCI_INTW# (12)
(12) PCI_PERR# 30 PERR# Media card Interrupt
(12) PCI_SERR# 31 SERR# INTB# 116 PCI_INTX# (12)
1
GBRST# 71
R459 GBRST#
(12,34) PCI_RST# 119 PCIRST#
*22_NC
CLK_PCI_PCCARD R460 1 2 0 121
(12) CLK_PCI_PCCARD
2
PCICLK
R461 1 2 *0_NC 70 66
(12) PCI_PME# PME# TEST PAD T46
1
C592
*1p/50V_NC 117 CLKRUN#
1
(12,33,34) CLKRUN#
2
4 R463 4
100K
R5C833T_V00
2
Title
CardReader (5C833)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 38 of 61
A B C D E
A B C D E
1394_XI
80 mils
R464 3.3V_RUN_PHY 1 2 +3.3V_R5C833
0 L38 +5V_RUN +PWR_SRC
1394_XO BLM18PG181SN1D CN61
1 2
1
C593 C594 C595 C596 RES0603
10U/6.3V_0603 0.1U/10V 0.1U/10V 1000P/50V 1 2
1 (20) HDMI_SPDIF_MXM SPDIF +5V_RUN0 1
Y2 1394_XO_R CAP0603 3 4
(14) HDA_BITCLK
2
U21A BITCLK PWR_SRC0
1 2 (14) HDA_SDATA_IN 5 6
SDATIN PWR_SRC1
Need to fine Place these caps as close to (14) HDA_SDATA_OUT 7
SDATOUT PWR_SRC2
8
+5V_ALW
24.576MHz (14) HDA_SYNC 9 10
SYNC PWR_SRC3
1
1
tune by TXC the CardReader as possible. (14) HDA_RESET# 11 12 AUDIO_CBL_DEC#
AUDIO_CBL_DEC# (36)
C597 C598 RESET# DEC#
98 (33) NB_MUTE# 13 14
20P/50V 20P/50V AVCC_PHY1 MUTE# +5V_ALW0
106 (24) DMIC_DATA 15 16
2
1
C600 1 USB1- GND3
2 0.01U/16V (13) MCP_USB8+ 33 34
USB1+ GND4
1394_XI 94
XI
R465 R466 close as possible to its cable driver (device pin 35
GND10 GND5
36
54.9_F 54.9_F Reserved EMI Solution 37 38
out). (13) USB_OC2#
39
USB_OC# GND6
40
(28,33) USB_BACK_EN# USB_PWREN GND7
L39 M1 M2
2
TPB0N OLTPB- CN34 M1 M2
104 1 2
TPBN0 OLTPB+
4 3 M1
1394_XO TPB0P M1 MOLEX_501190-4017
95 105
XO TPBP0 DLW21SN181SQ2 1
TPB-
2
TPB+
3
TPA-
IEEE1394/SD
4
TPAN0
108 TPA0N L40 TPA+ +3.3V_SUS Audio Board Conn
1 2 OLTPA- M2
RICOH_FILO TPA0P OLTPA+ M2
96 109 4 3
FIL0 TPAP0 MOLEX_54030-0471
DLW21SN181SQ2 R512 1 2 100K USB_OC2#
1
RICOH_REXT 101
REXT
R467 R468 1394 Conn
54.9_F 54.9_F
C601 1 2 270P/50V TPB0N R469 1 2 *0_NC OLTPB-
TPB0P R470 1 2 *0_NC OLTPB+
2
2 RICOH_VREF 100 TPA0N R474 1 2 *0_NC OLTPA- 2
1
MDIO14
91 XD_MMS_DATA4_R R535 1 2 33 XD_MMS_DATA4 Express Card Conn
90 SD_XD_MS_DATA3_R R638 1 2 33 SD_XD_MS_DATA3
MDIO13
93 SD_XD_MS_DATA2_R R656 1 2 33 SD_XD_MS_DATA2
MDIO12 CN60
81 SD_XD_MS_DATA1_R R657 1 2 33 SD_XD_MS_DATA1
MDIO11 GND_1
1
82 SD_XD_MS_DATA0_R R658 1 2 33 SD_XD_MS_DATA0 XD_WP# 2 XD_WP#
MDIO10 MC_PWR_CTRL_0 MC_PWR_CTRL_0
2.2uF cap is no more than SD_WP#_XDR_B#
3
SD_WP#_XDR_B#
4
75 XD_WP#_R R689 1 2 33 XD_WP# 250mils away from the power XD_CE# 5 XD_CE#
MDIO05 MS_INS# MS_INS#
pin and a have a min trace 6
88 SD_XD_MS_CMD_R R118 1 2 33 SD_XD_MS_CMD SD_CD# 7 SD_CD#
MDIO08 width of 40mils. SD_XD_MS_DATA1 SD_XD_MS_DATA1
8
XD_MMS_DATA7_R C217 1 2 *10P/50V_NC 83 XD_ALE_R R690 1 2 33 XD_ALE SD_XD_MS_DATA0 9 SD_XD_MS_DATA0
XD_MMS_DATA6_R C778 *10P/50V_NC MDIO19 XD_ALE XD_ALE
1 2 10
XD_MMS_DATA5_R C779 1 2 *10P/50V_NC 85 XD_CLE_R R693 1 2 33 XD_CLE XD_CLE 11 XD_CLE
XD_MMS_DATA4_R C780 *10P/50V_NC MDIO18 XD_MMS_DATA7 XD_MMS_DATA7
1 2 12
SD_XD_MS_DATA3_R C781 *10P/50V_NC XD_CE#_R R694 1 2 33 XD_CE# SD_XD_MS_CMD SD_XD_MS_CMD
SD_XD_MS_DATA2_R C782
1 2
*10P/50V_NC MDIO02
78
XD_MMS_DATA5
13
XD_MMS_DATA5
PCI-Express TX and RX direct to connector.
1 2 14
SD_XD_MS_DATA1_R C785 1 2 *10P/50V_NC SD_XD_MS_DATA3 15 SD_XD_MS_DATA3
SD_XD_MS_DATA0_R C786 1 2 *10P/50V_NC 77 SD_WP#_XDR_B# XD_MMS_DATA4 16 XD_MMS_DATA4 L44
XD_WP#_R C787 *10P/50V_NC MDIO03 XD_MMS_DATA6 XD_MMS_DATA6 USB7_D+
1 2 17 (13) MCP_USB7+ 4 3
SD_XD_MS_CMD_R C788 1 2 *10P/50V_NC 80 SD_CD# SD_XD_MS_DATA2 18 SD_XD_MS_DATA2 (13) MCP_USB7- 1 2 USB7_D-
3
XD_ALE_R C789 *10P/50V_NC MDIO00 GND_2 3
1 2 19
XD_CLE_R C790 1 2 *10P/50V_NC SD_XD_MS_CLK 20 SD_XD_MS_CLK *DLW21SN900SQ2B_NC
XD_CE#_R C791 1 2 *10P/50V_NC 79 MS_INS# 21 GND_3
SD_XD_MS_CLK_R C792 15P/50V MDIO01 NC R423 0
1 2 22
R493 1 2 *0_NC 23 +3.3V_ALW 1 2
+3.3V_ALW
84 SD_XD_MS_CLK_R R482 1 2 0 SD_XD_MS_CLK +3.3V_RUN 24 +3.3V_RUN_1
MDIO09 +3.3V_RUN_2 R422 0
25
26 +3.3V_RUN_3 1 2
76 MC_PWR_CTRL_0 27 +3.3V_RUN_4
MDIO04 +3.3V_RUN_5
28
74 29 +3.3V_RUN_6
MDIO06 T47 PAD CBL_DET#
30
97 31 +3.3V_SUS_1 +3.3V_RUN
RSV +3.3V_SUS
73 32 +3.3V_SUS_2
MDIO07 NC
33
SD_XD_MS_CLK 34 NC
1
R5C833T_V00 35 +1.5V_RUN_1 C606
+1.5V_RUN
36 +1.5V_RUN_2 C609 2.2U/16V_0603
1
37 NC 0.1U/10V CAP0603
2
38 NC
R479 39 GND_4
*22_NC 40 PCIE_RX0_N
(10) PCIE_RX0_N PCIE_RX0_P
41
2
1
(10) CLK_PCIE_EXPCARD# CLK_PCIE_EXPCARD
47
(10) CLK_PCIE_EXPCARD GND_7 C617 C616
48
EXPRCRD_PWREN# 49 EXPRCRD_PWREN# 0.1U/10V 0.1U/10V
(10,33) EXPRCRD_PWREN#
2
50 GND_8
USB7_D+ 51 USB_D+
USB7_D- 52 USB_D-
53 GND_9
54 PE_RESET#
(10,19,21,30,31) PE_RESET# MCP_SMB_SCL
55
(15,30,31) MCP_SMB_SCL MCP_SMB_SDA
4
(15,30,31) MCP_SMB_SDA 56 4
57 PCIE_WAKE#
(10,20,22,30,31) PCIE_WAKE# SIO_SLP_S5#
R425 1 2 0 58
(14,33,46) SIO_SLP_S5# R743 1 SIO_SLP_S3#
2 0 59
(14,33,34,36) SIO_SLP_S3# CARD_CLK_REQ#
(10) CARD_CLK_REQ# 60
M1 M1
M2 M2
HIROSE_FH28-60S-0.5SH(11)
Title
8in1 &1394 & EXPRESS CONN
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 39 of 61
A B C D E
5 4 3 2 1
Layout Note:
1.Use 50 ohm impedance for all trace.
2. Trace length matched to a tolerance of 9.8mm in order to keep
the skew between signals less than 0.07ns.
3.The receive and transmit signals kept away from each other and
other analog and clock signals to reduce crosstalk.
D D
+3.3V_RMGT +3.3V_PHY +1.2V_PHY Pace 0.1u close DVDD Pace 10u close pin
JP11
pins F3 "REGOUT[1]"
1.2V
1 2
SHORT_PAD
1
1
C685 C686 C687 C688 C689
10U/10V_0805 0.1U/10V 0.1U/10V 0.1U/10V 10U/10V_0805
CAP0805 U33 CAP0805
2
2
A7 K1 TRD0+
(11) RGMII_TXCLK GTXCLK TRD[0]+ TRD0+ (41)
A8 K2 TRD0-
(11) RGMII_TXCTL TX_EN TRD[0]- TRD0- (41)
A9 K4 TRD1+ Pace close AVDDL
TX_ER TRD[1]+ TRD1+ (41)
C7 K3 TRD1- 1.2V L50
(11,14) RGMII_TXD0 TXD[0] TRD[1]- TRD1- (41)
(11) RGMII_TXD1 C8 TXD[1] TRD[2]+ K5 TRD2+
TRD2+ (41)
pins BLM18AG601SN1D
B6 K6 TRD2- PHY_AVDDL 1 2
(11) RGMII_TXD2 TXD[2] TRD[2]- TRD2- (41)
B7 K8 TRD3+
+3.3V_PHY (11) RGMII_TXD3 TXD[3] TRD[3]+ TRD3+ (41)
B8 K7 TRD3-
TXD[4] TRD[3]- TRD3- (41)
1
B9 C690 C691 C692
TXD[5] SPD10LED# 0.1U/10V 0.1U/10V 10U/10V_0805
B10 G7
TXD[6] B5071A2KFBG LED[1] SPD10LED# (41)
1
2
R540 TXD[7] LED[2] PHY_ACTLED
1.5K_F
C6 TXC PHY LED[3] H6
G10 PHY_LED[4]
PHY_ACTLED (41)
LED[4]
RGMII_RXCLK R538 1 2 22 RGMII_RXCLK_C
100 BALL BGA L51
(11) RGMII_RXCLK A2 1.2V
2
1
R683 1 2 22 D4 C693 C694
(11) RGMII_RXD0 RXD[0]
Reserved EMI R684 1 2 22 D3 0.1U/10V 10U/10V_0805
(11) RGMII_RXD1 RXD[1]
R685 1 2 22 C3 J3 PHY_AVDDL CAP0805
(11) RGMII_RXD2
2
RGMII_RXCLK R686 22 RXD[2] AVDDL_1
(11) RGMII_RXD3 1 2 C4 RXD[3] AVDDL_2 J4
C5 RXD[4] VREF C1
Layout Note: B5 RXD[5]
1
B4 RXD[6]
C695 Locate these resistor close to PHY B3 E1 PHY_PLLVDD
22P/50V RXD[7] PLLVDD
(11) RGMII_MDC E3
2
RGMII_MDIO MDC
(11) RGMII_MDIO F4 MDIO Layout Note:
REGOUT[2] H3 +2.5V_PHY
(11) RGMII_25MHz
R541 1 2 *0_NC PHY_XTALI F1 XTALI AVDD_2 J8 Locate the RDAC resistor as close to the RDAC pin as
AVDD_1 J2 possible and keep the trace between the pin and
T48 PAD PHY_XTALO F2 XTALO
resistor and short and wide as possible.
PHY_XTALI T49 PAD B1 J1 BIASVDD Pace 0.1u close
CLK_125 BIASVDD XTALVDD
XTALVDD G1
H1 1 2 PHY
RDAC
1
D6 R543 +3.3V_PHY
T50 PAD TDI
T52 PAD D8 1.24K_F Pace 10u
R542 TMS +2.5V_PHY
T51 PAD D7 TCK OVDD1 A5
*22_NC T53 PAD F10 TDO OVDD2 A6 close pin H3
R544 1 2 0 E10 G3 2.5V
+3.3V_PHY "REGOUT[2]"
2
TRST REGSUPPLY[1]
1
H2 C697 C698
R545 1 REGSUPPLY[2]
+3.3V_PHY 2 10K D2 MODE_SEL[1] 3.3V 0.1U/10V 0.1U/10V
1
C696 H5
2
MODE_SEL[0]
1
B B
*1p/50V_NC R546 1 2 0 C2 C699 C700 C701
(11) RGMII_PWRDWN GND_1
R547 1 2 *0_NC F5 C9 0.1U/10V 0.1U/10V 10U/10V_0805
(33) LAN_DISABLE
2
2
TEST0 GND_3
H9 TEST1
R548 1 2 0 PHY_RESET# E4 J5
(11) RGMII_RESET# RESET AGND_1
AGND_2 J6
J7 2.5V L52
AGND_3 BLM18AG601SN1D
A3 NC_1 PLLGND E2
A4 BIASVDD 1 2
PHY_XTALI NC_2
E6 NC_3 NC_13 G5
E7 NC_4 NC_14 G8
1
E8 G9 +3.3V_PHY C702
NC_5 NC_15 0.1U/10V
E9 NC_6 NC_16 H4
F6 H7 R550 *10K_NC
2
NC_7 NC_17
1
1
B5071A2KFBG C703
+3.3V_PHY 0.1U/10V
2
EMI Reserve
1
PHY_LED[4]
PHY_RESET# SPD100LED# C645 1 2 100p/50V PHY_ACTLED
25MHz_12PF
1
PHY(B5071)
2
+2.5V_PHY
TRANSFORMER
1
Layout Note: R555 L54
Route TRD+/- pairs with 100 ohm *0_0603_NC BLM18AG601SN1D
differential trace immpedance.
2
D D
L55
24 RJ45-TX3+
CHIP SIDE MEDIA SIDE TX0+
(40) TRD3+ 1 TD0+
23 RJ45-TX3-
TX0-
(40) TRD3- 2 TD0-
22 TXCT3 R556 1 2 75/F
TDCT TXCT0
3 TDCT0 1:1 21 TXCT2 R557 1 2 75/F
TDCT TXCT1
4 TDCT1
20 RJ45-TX2+
TX1+
(40) TRD2+ 5 TD1+
19 RJ45-TX2-
TX1-
(40) TRD2- 6 TD1- 1:1 18 RJ45-TX1+
TX2+
(40) TRD1+ 7 TD2+
17 RJ45-TX1-
TX2-
(40) TRD1- 8 TD2-
16 TXCT1 R558 1 2 75/F GND_LAN
TDCT TXCT2
9 TDCT2 1:1 15 TXCT0 R559 1 2 75/F
TDCT TXCT3
10 TDCT3
14 RJ45-TX0+
TX3+
1
11 C705
(40) TRD0+ TD3+
13 RJ45-TX0- C673 1000P/3KV
TX3- *0.1U/10V_NC CAP1808
(40) TRD0- 12
2
TD3- 1:1
H5120NL
1
1
C706 C707 C708 C709
Pace 0.1u physically 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V R506 C669 C670 C671 C672 R507
C 0 0.1U/10V 0.1U/10V 0.1U/10V 0.1U/10V *0_NC C
2
2
close to transformer
2
EMI
RJ-45 Connector
EMI3
YSD-48425A-025
1
+3.3V_PHY
B B
D35
1 2 R5891 330
2
(40) SPD10LED#
M2
1 2 1 2
TX2+
R371 *0_NC R411 *0_NC TX2-
1 2 1 2 TX3+
TX3-
L45
RJ45-TX1+
L42 RJ45 Conn 1 2 RJ45-TX3+
RJ45-TX3- C681
1
C682
1
C683
1
C684
1
1 2 4 3
RJ45-TX1- 4 3
ACM2012-201-2P 6.8pF 6.8pF 6.8pF 6.8pF
A ACM2012-201-2P 2 2 2 2 A
R412 *0_NC
R375 *0_NC 1 2
1 2
R414 *0_NC
R381 *0_NC 1 2
1 2
Title
RJ-45/TRANSFORM
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 41 of 61
5 4 3 2 1
1 2 3 4 5 6 7 8
D36 D45
SDMK0340L-7-F *SDMK0340L-7-F_NC
1
R563 10K +3.3V_RUN R645 *10K_NC +3.3V_RUN
2 1 1 2 2 Q85 2 1 1 2 2 Q100
MMBT3906-7-F *MMBT3906-7-F_NC
1
A A
3
1
1
R565 4.7K Q86 R613 *4.7K_NC Q102
C710 R564 C711 1 2 2 MMBT3904-7-F R566 C724 R642 C728 1 2 2 *MMBT3906-7-F_NC R612
0.1U/10V 200K_F 2200P/50V 20K *0.1U/10V_NC *200K_F_NC*2200P/50V_NC *20K_NC
2
2
2
1
1
2
R777
*0_NC
2
D37 D46
SDMK0340L-7-F *SDMK0340L-7-F_NC
R567
1
R643 *10K_NC
2 1 1 2 2 Q87 2 1 1 2 2 Q101
MMBT3906-7-F *MMBT3906-7-F_NC
1
1
20K
3
1
3
R569 4.7K Q88 R611 *4.7K_NC Q103
C712 R568 C713 C775 1 2 2 MMBT3904-7-F C726 R644 C725 1 2 2 *MMBT3906-7-F_NC
0.1U/10V 200K_F 2200P/50V 0.1U/10V *0.1U/10V_NC *200K_F_NC*2200P/50V_NC
2
2
2
1
1
R68
*0_NC
B 2 B
R575 1 2 0
(47) 3.3V_5V_ALW_PWRGD
+3.3V_ALW
R570 1 2 0 U34B
(48) 1.8V_RUN_PWRGD
74LVC08APW
14
+3.3V_ALW
4
+5V_RUN +5V_ALW 6 SIO_PWRGD_SB (32,33)
U34C 5
D38 74LVC08APW
14
SDMK0340L-7-F
7
1
3
1
7
C714 R573 C715 MMBT3904-7-F 74LVC08APW
14
1 2 2
0.1U/10V 200K_F 2200P/50V
2
+3.3V_SUS 12
2
11 HWPG (33)
13
1
C C
7
+1.5V_RUN +1.5V_DDR R581 +3.3V_ALW
*20K_NC
D39
SDMK0340L-7-F
2
1
14
2 1 1 2 2
MMBT3906-7-F
1
R586 1 2 0 1
3
1
2
2
7
+3.3V_RUN +3.3V_SUS
D40
SDMK0340L-7-F
1
R583 10K
2 1 1 2 2 Q93
MMBT3906-7-F
1
3
1
2
2
D D
Title
System Reset Circuit
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 42 of 61
1 2 3 4 5 6 7 8
A B C D E
PQ1
SI4835DDY-T1-E3
Note:
Component Values on Schematic are for MAX8731 only,
8 Please see table 1~3 for BQ24745 or ISL88731
7 1 component Values.
6 2
5 3
4
PQ2
SI4835DDY-T1-E3 PQ3
SI4835DDY-T1-E3
8 +PWR_SRC
1 7 1 PR1 8 1
6 2 0.005/2W_2512 1 7
+DC_IN_SS
5 3 +DC_IN_SS_01 1 2 2 6
3 5
4
PR2 PR3 PJP1
10K 100K 1 2 +DC_IN_SS
ACOK_01 1 2 +DC_IN_GATE
1 2
1
10K
PR245
2
PR4
PR227 PR228 470K
0 0
2
3
1
2 PQ4 *0.1U/50V_0603_NC *0.1U/50V_0603_NC *0.1U/50V_0603_NC CHG_PWR_SRC
2N7002W-7-F 1 2 1 2 1 2
1
1
04/25/08 SEE TABLE 2 PC3 PC8 PC9 PC10
10U/25V_1206
2200P/50V_0603 0.1U/50V
10U/25V_1206
2
2
MAX8731_LDO
MAX8731_CSSN
MAX8731_CSSP
2
SEE TABLE 2
PD1
SDMK0340L-7-F
+DC_IN_SS SEE TABLE2
PR9
1
PR5 1 0_0603
1
365K_F MAX8731_BST1 2
PC2
1U/25V_0805 PC4
28
27
2
PU1
5
6
7
8
2 2
MAX8731_LDO VREF PR11 1U/10V_0603 PQ5
2
CSSN
GND2
CSSP
1 2 22 DCIN 4
1
1
PR6
1
33_F_0603
PR10 PR229 1 2 MAX8731_ACIN 2 25 SEE TABLE2 PC6
1
2
3
10K_F *10K_F_NC ACIN BST 0.1U/50V
2
PC5 0.01U/16V PC11 04/22/08
2
2
21 1U/10V_0603
ACOK_IC LDO SEE TABLE2 +VCHGR
(19,32,33,36) ACAV_IN 1 2 13
ACOK PC12 PL1 PR14
Charge Current = 4.5A
26 1 2
VCC
1
5
6
7
8
1
15.8K_F MAX8731AETI+ 23 MAX8731_LX 1 2 LX
PC7 0.1U/50V LX PR12 1_0603 SEE TABLE2
2
1
10 20 MAX8731_DLO 4 PR15
(33,49) SMBCLK0 SCL DLO
9 *2.2_0805_NC PC17 PC18 PC19 PC20
CSIP_R
CSIN_R
(33,49) SMBDAT0 SDA
0.1U/50V
14 19 PQ6
10U/25V_1206
10U/25V_1206
10U/25V_1206
1 2
2
BATSEL PGND SI4812BDY-T1-E3
1
2
3
MAX8731_IINP 8 18
IINP CSIP PC13
1
17 *1000P/50V_NC
2
CSIN PR230 PR231
CCV 6 0 0
CCV PR16 +VCHGR
100
2
1 2 CCI 5 15 1 2
PC206 PR233 CCI FBSA PC207 PC208 PC209
1
*200K_F_NC *2200P/50V_0603_NC
*7.5K_F_NC 16 SEE TABLE2 *0.1U/50V_0603_NC *0.1U/50V_0603_NC *0.1U/50V_0603_NC
FBSB
1
PR17 PR232 1 2CCS_01 1 2 CCS 4 1 2 1 2 1 2
CCS
2
GND1
8.2K_F PC22
DAC
PC210
2
3
2
12
M1
1
PR18 *120PF/50V_NC
*0_NC 2 MAX8731_CSIN
DAC
1
1
8.45K_F
1
1U/10V_0603 0_0603
1 2
PR235 +3.3V_ALW
2 1M 1
+5V_ALW
2
+5V_ALW
PR236
2
100K
2
PR238
1
PR237 100K
1
1
8
PQ65
D
1
1 0 2 2 2N7002W-7-F
-
OUT 1 2
G 2
1
4
1
4 4
1 2 6.49K_F 100P/50V_0402 *0.01U/16V_NC
2
PC215 100P/50V_0402
2
3 0.1U/10V
2 1
PQ66
D
2N7002W-7-F PR243
(19,33) ADAPT_TRIP_SET 2 G
3.48K_F
S
1
FL5
NOTE: FBMJ3216HS480NT
+PWR_SRC 1 2
Component Values on Schematic are for MAXIM MAX8786 only. +CPU_PWR_SRC
FL6
+CPU_PWR_SRC FBMJ3216HS480NT
1 2
2
+ + + + + +
PR37 PC151 PC150 PC122 PC29 PC30 PC32
*10_0603_NC *68U/25V_NC *68U/25V_NC *68U/25V_NC *68U/25V_NC *68U/25V_NC *68U/25V_NC
+5V_RUN
1
2
1
PC15 +3.3V_RUN +CPU_PWR_SRC IMVP-6 solution for
D D
PR34 *0.01U/16V_NC
10_0603 4/11 Andy: note modify Penryn:
2
+5V_RUN TDC: 55A
OCP: 76A
1
MAX8786_VCC
1
1
PC33 PC34 PC35 PC36 PC37 PC38
2200P/50V
PR33 PC14 PR38 PR162
10U/25V_1206
10U/25V_1206
10U/25V_1206
10U/25V_1206
0.1U/50V
2
2
1
0_0603 2.2U/16V_0603 1.91K_F 1_0603
2
1 2 PC104 1 2
5
6
7
8
9
5
6
7
8
9
1U/10V_0603
1
M1
CPU_PWRGD (14,33) PU2 PC93 4 4
5 1 0.22U/25V
M1
2
2
VDD BST PQ7 PQ8 +VCC_CORE
PR35 2 8 MAX8786_UG1 BSC120N03MS BSC120N03MS PL2
1
2
3
1
2
3
13K_F PWM DH ETQP4LR36AFC
FCCM MAX8786_PH1 +VCC_CORE
19
20
18
39
40
6 7 1 2
PR36 SKIP LX
(FCCM)
1
*499_F_NC 3 4 MAX8786_LG1
V3P3
IMVPOK
GND
VCC
NC
(VDD)
(3V3)
(PGOOD)
4
(VIN)
1
GND DL
(VSS)
+3.3V_RUN 2 1 PC76
1
PR163 MAX8791 2200P/50V_0603 + +
33K_F (ISL6208) PR161 PR160 PC80 PC44 PC45
2
PR157 1.74K_F 10
0.1U/50V
4
330U/2.5V/ESR9
330U/2.5V/ESR9
(33) IMVP6_PROCHOT# VRHOT(VR_TT#)
2
5
6
7
8
9
5
6
7
8
9
*7.68K_F_NC
1
143K_F1 PR158 PR159
2PR198 3 27 MAX8786_PWM1
OSC (RBIAS)
1
TSM1A103J34D3RZ_0603
1
PWM1 4.02K_F
4 4 1 2 1 2
*0_NC PR202 *TSM0B104F3541RZ_NC 2PR199 PR156
VSUM
2 1 1 5
THRM (NTC)
1 2
470P/50V 1 2PC120 6 PQ9 PQ10 0_0805
CCV (SOFT)
1
2
3
1
2
3
BSC030N03MS BSC030N03MS RES0805 0.22U/10V
2
*2200p/50V_NC 1 2PC117 23 CSP1 PC78
(ISEN1) CSP1
1 2
0 2 PR13
1 VID0_H 28 PU3 0.068uF/10V
(6) VID0 0 PR20 VID1_H D0 PC155
2 1 29 MAX8786GTL+
(6) VID1 0 PR21 VID2_H D1 MAX8786_PWM2 CSP1 VO 2 PR204
C 2 1 30 26 1 C
(6) VID2 0 2 PR22
1 VID3_H 31
D2 (ISL6260CCRZ-T) PWM2 0 +CPU_PWR_SRC
(6) VID3 0 PR23 VID4_H D3
2 1 32
(6) VID4 0 PR24 VID5_H D4
2 1 33
(6) VID5 0 PR25 VID6_H D5 CSP2 +5V_RUN
2 1 34 (ISEN2) CSP2 22
(6) VID6 D6
(5,7) H_DPRSTP# 37
1
DPRSTP
499_F
1 PR28
2 36 PC71 PC75 PC48 PC50 PC51 PC53
(14) DPRSLPVR DPRSLPVR PR142
2200P/50V
10U/25V_1206
10U/25V_1206
10U/25V_1206
10U/25V_1206
0.1U/50V
2
2
1
(5) H_PSI# 02 PR26
1 1 1_0603
PSI PC63 1 2
5
6
7
8
9
5
6
7
8
9
*10K_NC 2 PR27
1 2 24 FCCM 1U/10V_0603
(32) PWR_MON PGD_IN (PWR_MON) (FCCM) DRSKP
1
M1
1
M1
2
*1u/10V_NC VDD BST PQ12 PQ13
2
1
2
3
1
2
3
02 PR31 MAX8786_PWM3 PWM DH ETQP4LR36AFC
1 25
PWM3 FCCM MAX8786_PH2 +VCC_CORE
6 7 1 2
*0_NC PR30 SKIP LX
(42) RUNPWROK 2 1 (FCCM)
(45) 1.05V_VCCP_PWRGD 02 PR29
1 35 3 4 MAX8786_LG2
SHDN (VR_ON)
4
2
1
CSP3 GND DL PC67 + +
(ISEN3) CSP3 21
2
VCCSENSE 101 2PR39 12 PR141 MAX8791 2200P/50V_0603 PC66 PC57 PC58
(6) VCCSENSE FBS (VSEN) PR148 PR146
0.1U/50V
33K_F (ISL6208)
330U/2.5V/ESR9
330U/2.5V/ESR9
2
2
1
5
6
7
8
9
5
6
7
8
9
1000P/50V PC21 PR40 PR41 *7.68K_F_NC
1
1000P/50V 5.62K_F *TSM1B103F3371RZ_0603_NC PR144 PR145
2
1
1
TSM1A103J34D3RZ_0603
2 1 11 7 *11.5K_F_NC
2 1PR58 4 4 1 4.02K_F 2 1 2
VPS (VDIFF) (OCSET)ILIMPK PR155
VSUM
1
0715 Power 1 2
(6) VSSSENSE VSSSENSE 101 2PR44 10 17 VSUM PQ14 PQ15 0_0805
TIME(FB) (VSUM) PWR
1
2
3
1
2
3
BSC030N03MS BSC030N03MS RES0805 0.22U/10V
2
PR53
*332_F_NC
1 2PR45 *680P/16V_NC 2 1PC25 6.49K_F
1 2PR42 PC65
PR55
9 PC161
1 2
REF (COMP)
1
2
PR52
1
PR43 0.068uF/10V
2
PR32
*2.43K_F_NC
(DFB)
2
1
CSN3
CSN2
CSN1
17.8K_F
(VO)
2 1 1
2
1 PC49
1 PC52
1 PC54
M1
M2
M3
M4
M5
0
*4.53K_F_NC
1
+5V_RUN
*1500P/50V_NC 71.5K_F
2 1PC26 *82.5K_F_NC
1 2PR46
M1
M2
M3
M4
M5
14
15
16
PWR_MON (32)
1
1 PC55
PC152 PC154 PC68 PC72 PC69 PC70 PC73 PC74
CSN2
*0.033U/50V_0603_NC 2
*0.012U/16V_NC 2
*0.033U/50V_0603_NC 2
PR54
PR56
PR57
CSN3 VO
2200P/50V
2200P/50V
*220P/50V_NC 1PC39 *1000P/50V_NC 1PC40 PR60
10U/25V_1206
10U/25V_1206
10U/25V_1206
10U/25V_1206
0.1U/50V
0.1U/50V
2 2
2
1
1_0603
2
2
PR50 PR51 PC56 1 2
5
6
7
8
9
5
6
7
8
9
PR47 *10.5K_F_NC *1K_NC 1U/10V_0603
1
M1
0 1K_F
1 PR48
2 1 2 1 2
0.1U/10V 2 PU5 PC59 4 4
1
0.22U/25V
22.1K_F
5 1
*15K_F_NC
M1
*TSM0B104F3541RZ_NC
1
2
1
1
2
3
1
2
3
0.1U/10V PWM DH ETQP4LR36AFC
2
2
0.1U/10V SKIP LX
(FCCM)
1 2 PR197 3 4 MAX8786_LG3
4
1
PC41 GND DL PC60
33K_F
1
0.01U/16V MAX8791 2200P/50V_0603 + +
1
2
PR62 1.74K_F 10
0.1U/50V
330U/2.5V/ESR9
330U/2.5V/ESR9
2
5
6
7
8
9
5
6
7
8
9
*7.68K_F_NC
PC46 PR103 PR104
1
TSM1A103J34D3RZ_0603
1
*330P/50V_NC 4.02K_F
4 4 1 2 1 2
PR61
VSUM
2 1
1 2
PQ18 PQ19 0_0805
1
2
3
1
2
3
1
2
PC47 PC61
0.1U/10V 1 2
2
A 0.068uF/10V A
PC163
BSC030N03MS CSP3 VO 2 PR107 1
GND_VHCORE *0_NC
Rdson (MAX) =3.8mOhm
CSN3 2 PR134 1
0
Title
CPU_CORE (MAX8786)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 44 of 61
5 4 3 2 1
1 2 3 4 5
PR63
10_0603
MAX17007_VCC 1 2 +PW R_SRC
+5V_RUN
PJP4
1
PU6 +MCP_PW R_SRC
PC81
4 18 2.2U/16V_0603
2
A VCC VDD A
1
PC82 PR64 PC83 PC84 PC85 PC86
1U/10V_0603 0_0603 2200P/50V 0.1U/50V 10U/25V_1206 10U/25V_1206
2
16 15 MAX17007_BST11 2
GND BST1
5
6
7
8
9
Current PR189 0
1 2 11 PC87 PQ20
ILIM1/ILIM2 Limit (24,33,46,48,50) RUN_ON EN1 0.1U/50V FDS6298
PJP5
PR188 0 4
2
(14) CPUVDD_EN 1 2 25 EN2 TDC: 12.4A
13 MAX17007_DH1
VCC 60mV DH1 OCP: 23.1A
1
2
3
PL5
PJP6
MPC1040LR88C
14 MAX17007_LX1 1 2 +MCP_CORE_P +MCP_CORE
LX1
OPEN 45mV
4
5
6
7
8
9
2
PR190 *0_NC PR65 PR66
REF 30mV 1 2 2 17 MAX17007_DL1 4 1_0805 2.1K_F
ILIM1 DL1
1
PR67 + +
PR191 *0_NC
1 2
1 2 3 1 8.06K_F 2 PC91 PC88 PC89
1
ILIM2 PQ21 0.1U/50V
330U/2.5V/ESR9
330U/2.5V/ESR9
1
2
3
2
2
GND 15mV PR68 *0_NC 20 Si7170DP PC90
MAX17007_REF PGND 1000P/50V PR71
1 2 5
2
SKIP PC92 10_F
+3.3V_RUN 0.22U/10V
10 MAX17007_CSH1 1 2
1
CSH1 MAX17007_CSL1
9
CSL1
1
VID2 VID1 VID0 +MCP_Core
1
B B
PR69 PR70 PC94
NTMFS4119NT1G
L L L NA 100K 100K 1000P/50V Rdson (MAX) =4.8mOhm
2
2
2
12 +PW R_SRC
(42) MCP_PW RGD PGOOD1
L L H +1.000V 6 PR72 1 2 200K_F +MCP_PW R_SRC
TON1 PJP7
(44) 1.05V_VCCP_PW RGD 24
PGOOD2 PR73 1
TON2 7 2 200K_F +1.05V_PW R_SRC
L H L +0.950V
21 MAX17007_BST2
1 2 PJP22
1
BST2
L H H +0.900V 0_0603 PC96 PC97 PC98 +1.05V_RUN
1
PR74 2200P/50V 0.1U/50V 10U/25V_1206
2
5
6
7
8
H L L NA MAX17007_REF 1 PC95
REF 0.1U/50V PQ22 TDC: 5A
2
1
23 MAX17007_DH2 4 SI4800BDY-T1-E3
H L H NA DH2 OCP: 9.2A
1
PR75 PL6
PJP8
44.2K_F PC99 PLC-1055-2R0S
1
2
3
H H L NA 2200P/50V 22 MAX17007_LX2 1 2 +1.05V_VCCP_P
+1.05V_VCCP
12
LX2
4
5
6
7
8
1
H H H NA PR76
1
PR78 402_F PR77
374K_F 19 MAX17007_DL2 4 *1_0805_NC PR80
2
1
DL2 3.74K_FPR82 PR81 +
1 2 1 2
1 2
PQ23 2.1K_F 5.1K_F PC100 PC101
2
3
330U/2.5V/ESR9
1
2
3
2
0 PC102 PR85
2
C *1000P/50V_NC 10_F C
2
MCP_CORE_VID0 2 0.7V
(14) MCP_CORE_VID0
PC103
0.1U/10V
1
PQ24 26 MAX17007_CSH2 1 2
1
BSS138-7-F CSH2 MAX17007_CSL2
27
1
CSL2 PR86
1 2 1 2
1
SI4812BDY-T1-E3 10.2K_F
PR83 PR84 MAX17007_REFIN1 8 PC105
2
REFIN1 Rdson (MAX) =21mOhm
3
200K_F 0 2 1000P/50V
MCP_CORE_VID1 2 28
(14) MCP_CORE_VID1 FB2
M1
PQ25 M1
BSS138-7-F MAX17007AGTI+
1
1 2 1 2
PR87 PR88
3
86.6K_F 0
PR89
0_0603
MCP_CORE_VID2 2 1 2 TON1 PR72 = 200K TON2 PR73 = 200K
(14) MCP_CORE_VID2
1
1
Title
MCP/1.05VCC (MAX17007)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 45 of 61
1 2 3 4 5
5 4 3 2 1
1
PR102
D 100K D
2
PR207
1 20
+5V_ALW
PR208
1 20
1.5V_DDR_PWRGD
2
PR100
PR97 0_0603
0_0603
V_DDR_MCP_REF 1 2 VTTR
1
AVDD 1 PR209 2 VDD
PJP9
2
10
2
PC197 +1.5V_PWR_SRC
+PWR_SRC
1
PC196
1U/10V_0603
1U/10V_0603 PC119
1
PU7 4.7U/10V_0805
1
2
PC106 PC107 PC110 PC108
5
6
7
8
9
10U/25V_1206
10U/25V_1206
PD11 2200P/50V 0.1U/50V
10
26
22
2
6
5
SDMK0340L-7-F PQ27
+1.5V_DDR_P 4 FDS6298
POK2
POK1
VTTR
AVDD
VDD
PC109
1
10U/6.3V_0603
PJP10 1 2 13 17
1
2
3
VTTI VIN
C TDC: 10.7A C
VTT 12 18 +1.5V_DH
+0.75V_DDR_VTT VTT DH OCP: 19.9A
1
1
9 20 PR941 20_0603 PC111
1 20.22U/25V PL7
VTTS BST PJP11
PC112 PC113 MPC1040LR88
10U/6.3V_0603 10U/6.3V_0603 11 19 +1.5V_LX 1 2 +1.5V_DDR_P
+1.5V_DDR
2
2
PGND2 LX
1
MAX8632ETI+ 21 +1.5V_DL
DL
5
6
7
8
9
23 PR96
PR991 SHDN PGND1
(14,33,39) SIO_SLP_S5# 20 27 SHDN
1_0805
1
4 + PC116 + PC114
1 2
16 PC115 220U/2.5V/ESR15 220U/2.5V/ESR15
PR951 *0_NC STBY OUT PQ28 0.1U/50V
(12,50) STR_EN# 2 7
2
STBY 221
14 2PR210 FDMS8672S PC118
1
2
3
PR981 SS REFIN
(24,33,45,48,50) RUN_ON 20 8 1000P/50V_0603
2
SS PC198 1 20.1U/10V
8632_VREF
3 15 FB 1 PR211 2 1 PR212 2
OVP/UVP
REF FB
11.3K_F
1
0 FDMS8672S
SKIP
GND
TON
ILIM
TP0
PC199 PC200
M1
4700P/25V 0.22U/10V 1 2 Rdson (MAX) =7mOhm
2
0.7V
4
25
24
28
M1
1
*71.5K_F_NC
PR217 PR214
B 66.5K_F PR213 B
1.5V_SKIP#
2 1 10K_F Q128
OVP_UVP
3
PR215 TON OPEN
2
TON
2 1 2 VRDD_0 (14)
2
PR216 1K_F
Frequency 290K
1
PR106
1 0_0603
2 100K_F 2N7002W-7-F
PR218
1 *10K_NC
2 +5V_ALW
1
PR219
2 *10K_NC
1 8632_VREF VRDD_1 VRDD_0 +1.5V_DDR
0 0 1.5V(default)
PR220 1 2 0 1 1.6V
*10K_NC
PR222 *80.6K_F_NC
+5V_ALW 1 2 1 210K +5V_ALW 1 1 1.7V
PR221
PR226 2 *10K_NC
1 8632_VREF Q129
3
PR225
2
2 1 2 VRDD_1 (14)
PR223 PR224
10K *10K_NC 1K_F
1
2N7002W-7-F
1
A A
Title
DDR1.5/0.75(TPS51116)
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 46 of 61
5 4 3 2 1
5 4 3 2 1
100mA (Max)
+5V_ALW2
PJP14
PR108
PJP13
10_0603 +3.3V_PWR_SRC +PWR_SRC
+PWR_SRC +5V_PWR_SRC 1 2
D D
1
PC123
1
4.7U/10V_0805 MAX17020_RTC
2
1
1
PC128 PC129 PC130 PC131
PC124 PC125 PC126 PC127 PR109 PR110 PR111 2200P/50V 0.1U/50V 10U/25V_1206 10U/25V_1206
2
10U/25V_1206 10U/25V_1206 0.1U/50V 2200P/50V 390K 0_0603 0_0603 +5V_VCC
2
1
17020_VIN PR112 PC132
2
*0_NC 1U/10V_0603
2
PR114
1
PC135 0 TDC: 7.2A
1
PC133 PC134 0.1U/10V
PR113 0.1U/50V 0.1U/10V 1 2
OCP: 12.5A
1
150K_F 2MAX17020_RTC
17020_REF
1
2
TDC: 7.2A 2 1 +3.3V_ALW_17020
5
6
7
8
EN_LDO PQ30
OCP: 12.5A *0_NC SI4800BDY-T1-E3
PR115 4
+5V_ALW MAX17020_RTC
2 1 2 1
8
7
6
5
PR116 *0_NC 4/25
*0_NC PJP15
1
2
3
8
7
6
5
4
3
2
1
4 PR192
PL8
LDOREFIN
LDO
VIN
RTC
ONLDO
VCC
TON
REF
HMP1350-3R3LD-F
PQ29 +3.3V_ALWP
C 1 2 C
3
2
PJP16 1 FDS8878 PR118
1
9 32 162K_F
BYP REFIN2
1
PL9 10 31 1 2 PR119
OUT1 ILIM2
5
6
7
8
HMP1350-3R3LD-F +5V_FB1 11 PU8 30 +3.3V_OUT PR121
+5V_ALWP +5V_ILIM1 12 FB1 OUT2 35V_SKIP# 1_0805 0
2 1 1 2 ILIM1 SKIP# 29
PR120 +5V_POK1 13 MAX17020ETJ+ 28 +3.3V_POK2 4 RES0805
1 2
PGOOD1 PGOOD2
1
1
162K_F +5V_EN1 14 27 +3.3V_EN2 + PC139
2
PR117 +5V_DH ON1 ON2 +3.3V_DH PC138 220U/6.3V/ESR25
15 DH1 DH2 26
8
7
6
5
1
2
3
2
1_0805 LX1 LX2 1000P/50V
2
1
1
PC140 + PC149 + 4 PQ32
SECFB
2
1 2
1
AGND
PGND
PC141 FDS8672S PR123
BST1
BST2
VDD
1
DL1
DL2
220U/6.3V/ESR25
*220U/6.3V/ESR25_NC
0.1U/50V
PC143 *0_NC
M1
2
2
1
M1
17
18
19
20
21
22
23
24
2
PR124 PR125 0_0603
0 PQ31 0_0603 +3.3V_BOOT
1 2 FDS8672S
SECFB
FDS8672S 1 2 +5V_BOOT +3.3V_DL
+5V_DL Rdson (MAX) =7.25mOhm
2
+5V_ALW2 PR127
0_0603
1
FDS8672S 1 2 2 1+5V_ALW2
PC144
Rdson (MAX) =7.25mOhm
1
1U/10V_0603 *0_NC
2
PR129 PR130
PR128 *0_NC
0
+5V_ALW2 2 1 SECFB GND_SYS
2
B B
+3.3V_DL
1
+5V_ALW2 1 2
3
PD2 PD3
DA204U DA204U +3.3V_EN2 PR132
2 01 PR133
2 01
PQ59 THERM_STP# (32)
DDTA114YUA-7-F +3.3V_SUS
(2mA) PD4 R224
1
1 2 +5V_EN1 PR136
2 01 100K
+5V_ALW (33) 5V_ALW_ON
+15V_ALW 3 1 +15V_ALWP 1 2
47K
3
20K 1SS355TE-17 Q78
PR135 2
10K
2 1 MMBT3904-7-F
3
PC147 PC148 R590 PR137 *0_NC R490 47K
1
0.1U/50V 0.1U/50V 100K 2 2 1 THERMATRIP1# (32)
2
1
3
Q79
5V_ALW_ON 2 PQ60 MMBT3904-7-F
2N7002W-7-F
1
+3.3V_ALW
1
A A
+3.3V_SUS +3.3V_RUN
1
PR147 PR152
4/03/2008 100K 100K
D PU10 MAX1935ETA+ PU11 MAX1935ETA+ D
PJP18 TDC: 120mA PJP19 TDC: 133mA
2
3 8 +1.05V_SUS_P +1.05V_SUS 3 8 +1.8V_RUN_P +1.8V_RUN
(42) 1.05V_SUS_PWRGD POK OUT2 (42) 1.8V_RUN_PWRGD POK OUT2
M1 H1 OUT1 7 M1 H1 OUT1 7
1
+3.3V_ALW 1 IN1 +3.3V_SUS 1 IN1
2 6 PR149 2 6 PR193
IN2 SET 3.74K_F IN2 SET 11.8K_F
1
2
2
2 1 4 5 PC156 2 1 4 5 PC162
(33,50) SUS_ON SHDN GND 0.8V 10U/6.3V_0603
(24,33,45,46,50) RUN_ON SHDN GND 0.8V 10U/6.3V_0603
2
0 0
1
PR154 PR151
2
1
PR150 PR194
PC160 PC158 11.8K_F PC121 PC159 9.31K_F
*0.1U/10V_NC 1U/10V_0603 *0.1U/10V_NC 1U/10V_0603
1
2
C C
B B
A A
Title
1.1V_SUS/1.8V_RUN
Size Document Number Rev
A00
Dell Confidential
Date: Monday, March 09, 2009 Sheet 48 of 61
5 4 3 2 1
A B C D E
+3.3V_ALW_17020
PC178
0.1U/50V
2
1 2
DA204U DA204U DA204U DA204U
PD5 PD6 PD7 PD12 +3.3V_ALW_17020
PC179
2200P/50V_0603 FL7 FBMJ3216HS480NT
3
1 1
1 2 1 2
1
FL8 FBMJ3216HS480NT
JABT1 1 2 +VCHGR
SUYIN_200275MR009G501ZL PR164
BATT1+ 1 100K
BATT2+ 2 SMBUS Address [16]
2
SMB_CLK 3 SMBCLK0_BAT R591 1 2 100 SMBCLK0 (33,43)
SMB_DAT 4 SMBDAT0_BAT R592 1 2 100 SMBDAT0 (33,43)
BAT_PRES# 5 PBAT_PRES#_R 1 2 PBAT_PRES# (33)
SYS_PRES# 6 PR165
BAT_VOLT 7 PBAT_ALARM#_R 100 *100_NC
1 2PR206 PBAT_ALARM# (33)
BATT1- 8
BATT2- 9
1
C656 C655 C658 C659
*47p/50V_NC *47p/50V_NC *47p/50V_NC *47p/50V_NC +3.3V_ALW_17020
M1
M2
2
+3.3V_ALW_17020 +3.3V_ALW_17020
2
04/29 Andy
Battery Conn (030 Level) PBAT_ALARM# PR200 1 2100K
DA204U
1
*0_NC PR205
2 1 PD8
PR166
3
2.2K
PQ36
2
FL9 BLM11B102SPT 2N7002W-7-F PR167
2 100 2
1 2 DOCK_PSID 3 1 1 2 PS_ID (33)
2
+5V_ALW
PR168 +5V_ALW
100K_F
2
1
3
PR169
PD9 10K *DA204U_NC
2
*SM24TCT_NC PD10
2
1
3
1
PQ37
MMBT3904-7-F 1 2 PS_ID_DISABLE# (33)
3
PR170
15K_F
*100_NC
2
PR171
4
FL1 PQ39
1
M1
1
M2 ID 1
1
4
M4 4 PC181 0.01U/50V_0603
10K_F_0603 0.1U/50V 10U/25V_1206
2
V- 5 0.1U/50V 0.47U/25V/0805 PR172
2
2
FL3 240K_F
FOXCONN_JPD113D-DB570-7F *FBM-L18-453215-900LMA90T_NC
2
-DCIN_JACK 1 2
1
FL4 PQ56
1
*FBM-L18-453215-900LMA90T_NC IMD2A
1
PRV1 PRV2 1 2
*VZ0603M260AGT_NC *VZ0603M260AGT_NC
PJP17
PR174
2
47K
6
4 4
+DC_IN
R514 1 2 133K_F
R509 1 2 0 ACOFF#
(35,36) KB_DET#
R515 1 2 26.7K_F 1 Title
TPDET#_ACOFF C869
0 = TP present, AC On
DCIN,Batt
(33) TPDET#_ACOFF R508 1 2 *0_NC 68pF/50V Size Document Number Rev
1 = TP not present, AC Off 2 A00
Dell/FLEX Confidential
Date: Thursday, March 12, 2009 Sheet 49 of 61
A B C D E
1 2 3 4 5
+5V_ALW2 +15V_ALW +5V_ALW PQ40 +5V_RUN +5V_ALW2 +15V_ALW +3.3V_ALW_17020 PQ41 +3.3V_SUS
FDS8880_NL SI4800BDY-T1-E3
TDC: 1.8A
1
8 3 8 3 TDC: 0.6A
1
7 2 7 2
PR175 PR176 6 1 6 1
100K 100K 5 PR177 PR178 5
100K 100K
C533 C535
4
A A
5V_RUN_ENABLE 1 2 3.3V_SUS_ENABLE 1 2
3
PQ44 PQ42
0.1U/50V 0.1U/50V
1
RUN_ON# 2 SUS_ON# 2
1
PC188
3
PQ43 2N7002W-7-F PC185 PC186 PQ45 2N7002W-7-F PC187 0.1U/50V
2
2 4700P/25V 0.1U/50V 2 4700P/25V
(24,33,45,46,48) RUN_ON (33,48) SUS_ON
2
2N7002W-7-F 2N7002W-7-F
1
1
SI4800BDY-T1-E3 :
Vgs(th) - 0.8V(min),1.8V(max)
Rds(on) - 15.5m@Vgs = 10V (Typ)
Id - 6.5A(Max ,continuous)
+15V_ALW +1.5V_DDR +1.5V_RUN
PQ46
SI4626ADY
8 1 TDC: 3.7A
1
7 2
6 3 +5V_ALW +5V_SUS
PR179 5
100K
C534
2
4
1.5V_RUN_ENABLE 1 2 2 3
3
PQ47 PQ11
RUN_ON# 0.1U/50V SI2301CDS-T1-E3
2
1
B 2N7002W-7-F SUS_ON# B
1
1
SI4336DY-T1-E3 :
PC189 PC190 PC195 PC194
Vgs(th) - 1.0V(min),3.0V(max) 4700P/25V 0.1U/50V 0.1U/50V 0.1U/50V
2
2
Rds(on) - 2.6m@Vgs = 10V (Typ)
Id - 17A(Max ,continuous)
7 2
6 1 8 3 TDC: 0.6A
1
PR180 5 7 2
100K 6 1
(CHECK)
PR195 PR196 5
C537
2
100K 100K
C607
3.3V_RUN_ENABLE 1 2
4
3.3V_ALW_ENABLE 1 2
3
PQ49
0.1U/50V
3
RUN_ON# 2 PQ64
(19) RUN_ON# 0.1U/50V
1
ALW_ON# 2
1
1
2N7002W-7-F PC201
1
3
PC191 PC192 PQ58 2N7002W-7-F PC193 0.1U/50V
2
4700P/25V 0.1U/50V 2 4700P/25V
(33) 3V_ALW_ON
2
2
C C
2N7002W-7-F
1
SI4800BDY-T1-E3 :
Vgs(th) - 0.8V(min),1.8V(max)
FDS8880_NL : Vgs(th) - 1.2V(min),2.5V(max)
Rds(on) - 15.5m@Vgs = 10V (Typ)
Rds(on) - 7.9m@Vgs = 10V (Typ)
Id - 6.5A(Max ,continuous)
Id - 11.6A(Max ,continuous)
1
1
PR185 PR186
100K 10
PR181 PR182 PR183 PR184 PR187
2
2
*1K_NC *1K_NC *1K_NC *1K_NC *0_NC
RUN_ON# 1 2
3 2
3 2
3 2
3 2
3
PQ54
STR_EN 2
RUN_ON# 2 2 2 SUS_ON# 2
3
PQ55 2N7002W-7-F
1
PQ50 PQ51 PQ52 PQ53 2
(12,46) STR_EN#
1
Title
RUN POWER SW
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 50 of 61
1 2 3 4 5
1 2 3 4 5 6 7 8
( TDC=12.4A ) ( TDC=5A )
PWM Switching
+MCP_CORE +1.05V_VCCP
Maxim
Mosfet
MAX17007GTI+
Adapter
(240W)
Charger PWR_SRC
MAX8731AETI+
Battery
(9 Cell) Maxim MAXIM Maxim
MAX17020ETJ+ LDO MAX8632 LDO MAX8786GTL+
Maxim Maxim
MAX1935ETA+ MAX1935ETA+
SUS_ON RUN_ON
+1.05V_SUS +1.8V_RUN
( TDC=120mA ) ( TDC=133mA )
D D
Title
Power Block Diagram
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 51 of 61
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
C721 1 2 0.1U/10V
C720 1 2 0.1U/10V
FID1 C722 1 2 0.1U/10V
+3.3V_RUN +5V_ALW C723 1 2 0.1U/10V
H1 H10 1 C727 1 2 0.1U/10V
2 9 2 9 NC, NO CONNECT TO ANY. C674 1 2 0.1U/10V C729 1 2 0.1U/10V
3 8 3 8 C675 1 2 0.1U/10V C730 1 2 0.1U/10V
4 1 7 4 1 7 C676 1 2 0.1U/10V C731 1 2 0.1U/10V
A FID2 A
5 6 5 6 C752 1 2 0.1U/10V
1 C892 1 2 0.1U/10V C753 1 2 0.1U/10V
NPTH7_2.8 NPTH9B7_2.8 NC, NO CONNECT TO ANY. C893 1 2 0.1U/10V C754 1 2 0.1U/10V
C755 1 2 0.1U/10V
FID3 C756 1 2 0.1U/10V
H2 C761 1 2 2200P/50V
2 9 H11 1 +MCP_CORE +1.05V_VCCP C762 1 2 2200P/50V
3 8 PTH9B7_2.8 NC, NO CONNECT TO ANY.
4 1 7 C732 1 2 0.1U/10V C889 1 2 0.1U/10V
5 6 FID4 C888 1 2 0.1U/10V
1 +PWR_SRC +MCP_CORE C891 1 2 0.1U/10V
NPTH7_2.8 1 C890 1 2 0.1U/10V
NC, NO CONNECT TO ANY. C389 1 2 0.1U/50V_0603
H6 H15
Unused Gate +1.5V_DDR +PWR_SRC
C740 1 2 0.1U/10V
2 9 PTH6B0_1.2
3 8 C249 1 2 0.1U/50V_0603
4 1 7 +3.3V_RUN C264 1 2 0.1U/50V_0603
5 6 1 U44C C265 1 2 0.1U/50V_0603 +5V_ALW +5V_RUN
74LVC08APW C266 0.1U/50V_0603
14
1 2
C NPTH7_2.8 +5V_ALW C267 1 2 0.1U/50V_0603 C741 1 2 0.1U/10V C
H16 9
PTH0B7_6 8 C749 1 2 0.1U/10V
H7 10 C750 1 2 0.1U/10V
8
2 9 C751 1 2 0.1U/10V
3 8 1 6 +1.05V_VCCP +PWR_SRC
-
7
4 1 7 7 C872 1 2 0.1U/10V
OUT
5 6 +3.3V_RUN 5 + C246 1 2 0.1U/50V_0603 C873 1 2 0.1U/10V
H17 U44D C247 1 2 0.1U/50V_0603 C878 1 2 0.1U/10V
NPTH7_2.8 PTH0B7_6 74LVC08APW PU12B C248 1 2 0.1U/50V_0603 C879 0.1U/10V
14
1 2
4
LM393ADR C880 1 2 0.1U/10V
12 C887 1 2 0.1U/10V
H8 1 11 +5V_RUN +3.3V_RUN
2 9 13
3 8 C744 1 2 0.1U/10V
4 1 7 H18 C745 1 2 0.1U/10V
7
RESET MAP
D D
MINICARD WLAN
MINICARD WWAN
Penryn 2C/4C (45W)
CPU_RST*
RESET#
CPU_PWRGD
PWRGOOD
C C
MCP79
PCI_GNT2*/GPIO0_41/RS232_DTR* SO_DIMM204_DDR3
SIO PE_RST*
PERST*
CPU_PWRGD
CPU_RESET*
LPC_RESET* MRESET1* NC
LPCRST/WU14/GPD2
PS2DAT0/GPF1
PS_PWRGD PCI_RST*
PCI_RST1*
DAC4/GPJ4 PWRGD_SB
RI1*/WUI0/GPD0 SLP_S5*
PCI_RST1* +RTC_CELL
B B
PWR Plane Regulator Debug Port CARD READER
MEM_VLD
MII_RESET*
HDA RESET*
RESET*
HD AUDIO CODEC
LAN
PHY
A A
Title
SATA_ACT
1 PCS LED
POWER/CHARGE_LED
2 PCS LED
2 PCS LED
5V_ALW LID_SW
For Head's RIM 5V_ALW Power LED
5V_RUN
MAX7313AEG MAX7313AEG
+3.3V_F347 +3.3V_F347 6 PIN FPC 6 PIN FPC
R/G/B Signal
C R/G/B Signal C
I2C
16 PIN FPC 20 Pin Conn
B B
MAX7313AEG MAX7313AEG
+3.3V_F347 +3.3V_F347
16 PIN FPC
A
R/G/B Signal A
6 PIN FPC 6 PIN FPC R/G/B Signal
5V_RUN 5V_RUN 5V_RUN
Title
LEFT SPEAKER LED RIGHT SPEAKER LED
2 PCS LED 2 PCS LED Keyboard LED LED BOARD
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 54 of 61
5 4 3 2 1
5 4 3 2 1
1 EMI Modify Part of Bead X00 44, 49 Modify Part of FL5, FL6, FL7, FL8 to BJ3216HS480NT. X00 SSI
D
2 Modify Thermal sense Diode To meet SMSC suggestion in Document AN1214. X00 5, 6, 9, Modify Q2, Q5, Q22, Q23, Q24, Q25, Q26, Q27, Q28, Q51, Q86, Q88, X00 SSI D
32, 42, 49 Q90, Q92, Q94, Q102, Q103, Q111, Q121, PQ37 to MMBT3904-7-F.
(From MMST3904, also modify footprint)
3 Modify ELC parts to NA. To meet Dell circuit design requirment. X00 36 1. Modify R637, R638, R639, R640, R641 to NA. X00 SSI
2. Modify Q50, R373, R372, R528, R529, C532, C542, C543, U118 to NA.
3. Modify U45 pin24, R635 pin2, R647 pin2 to +3.3V_ALW.
4. Modify U45 pin22 to LED_CLK, U45 pin23 to LED_DATA.
5. Add CN27 (4 pin debug header)
4 Modify Footprint of Mini Card. To separate Wini-lock& Connector X00 30, 31 Del CN18(MiniCard WLAN Connector)& X00 SSI
CN19(MiniCard WWAN, BT, UWB Connector)&
CN20(Flash Cache Module Connector) Pin M3,M4,M5,M6.
5 Move DP AUX pull-up& down resistor. Modify by NV recommend. X00 27 Move R191,R200 to CN10(DP conn) side.(NV recommend) X00 SSI
C 6 Add LVDS DDC selection pull-up. Add by NV recommend. X00 26 Add R520 on U124 pin 1 and pull up to +3.3V_RUN X00 SSI C
7 Separte Head LED power To meet Dell circuit design requirment. X00 24 Modify CN62(CAM/ Head/ Logo Conn) pin11 to +5V_ALW& X00 SSI
add C627 decoupling cap
8 Fine tune MCP power trace. To increase MCP power trace X00 7, 9, 10, 1. Modify L1 pin1, L2 pin1, L3 pin2, L10 pin1 to +1.05V_VCCP. X00 SSI
13, 14, 15 2. DEL C427, C57, C62, C121, C122, C432, C174, C311, C217, C204, C214
9 Modify ELC circuit design To meet Dell circuit design requirment. X00 36 1. Modify TP_LED_R_DRV#, TP_LED_G_DRV#, TP_LED_B_DRV# X00 SSI
from U43 pin17, 18, 19 to U45 pin17, 18, 19.
2. Modify U51 pin 16 to +5V_ALW, U45 pin 1& 16 to +3.3V_ALW.
3. Modify U45 pin 22& 23 to LED_CLK& LED_DATA.
10 Modify +1.5V_DDR power sequence To meet NV power sequence recommend. X00 46 1. Modify PR95& PR98 to connect "STBY". Also modify PR99 to "SHDN". X00 SSI
2. Modify PR100 to connect "+5V_ALW".
B 11 Remove Hardware Total Power control To solve CPU CLKSTP can't work issue. X00 7 1. Remove R513 X00 SSI B
2. Add "H_CLKSTP" to connect MCP79& CPU directly.
12 Modify Gating parts to NA. Didn't use these Gating circuit but reserve all X00 19, 21 Modify Q13, Q15, Q16, Q17, Q36, Q38, Q39, Q40, R189, R190, R248, R249, X00 SSI
of these parts for MXM power gating. C310, C312, C313, C324, C326, C333, C334, C365, C366, C367, C368 and
C369 to NA.
13 Update all of connector lists Update all of connector modification by M.E.. X00 24, 25, 29, Modify footprint of CN7, CN8, CN14, CN16, CN17, CN23, CN52, CN57 and X00 SSI
31, 35, 49 CN62.
14 Add Moat capacity Add Moat capacity by EMI request X00 52 Add C761, C762& C763 Moat capacity by EMI request. X00 SSI
15 Backlite final-tune. Add reserve resistor for backlite final-tune. X00 24 Add R520& R631 (0ohm_0603) for Backlite final-tune. X00 SSI
16 WebCam DGND WebCam DGND connect GND directly. X00 24 Delete C673 to connect GND directly. X00 SSI
A A
17 Verify BIOS debug pin Add test pad on Mini card pin 16, 17, 19. X00 30 Add T29, T31, T32 on CN18 pin 16, 17, 19. X00 SSI
Title
LED BOARD
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 55 of 61
5 4 3 2 1
5 4 3 2 1
18 Add 100pF cap near by SIM con. Verify SIM card DATA& Reset lines. X00 31 Add C628& C629 to NA and near by CN23. X00 SSI
D
19 Connect +V_TV_DAC to GND Follow NV design guideline X00 11 Delete R452 and connect it directly to GND. X00 SSI D
20 Modify ELC circuit To meet Dell circuit design requirment. X00 36 U42 changes: X00 SSI
1. Change VBUS(pin 8) power to +5V_SUS
2. Change REGIN(pin 7), R632 and R636 pullup to +3.3V_F347. You
could use the Q50 circuit for this.
3. Generate +3.3V_F347 from +3V_ALW and control the power state by
SUS_ON and ACIN. We need this power to be ON during S0/S3/S4/S5 when
on AC. On Battery this power is available only in S3.
4. Connect U40 power to +3.3V_F347 power.
5. Remove all the RGB_OVERRIDE# circuit.
6. Connect LID_SW# to U42 (similar to KB_DET#_R FET circuit)
7. Connect a new GPIO LOW_BATTERY from EC to U42 GPIO.
U51: Remove I2C/SMBDAT2 MUX switch. Not required as per new
requirement from AlienFX.
U43: Change the power to this part to +3.3V_F347
U45 Changes:
1. Change the power to this part to +3.3V_F347
2. Change SCL and SDA connection to I2C_CLK_R, I2C_DAT_R.
C C
Change R264, R262, R596 power to +3.3V_F347.
Add LID_SW# circuit.
21 Modify ELC circuit To meet Dell circuit design requirment. X00 35 Add R655, Q116, Q117, Q118, Q119 for TP_LED_DRV disable. X00 SSI
22 Add HDD Power Bulk Capacity To meet Dell circuit design requirment. X00 35 Add C630 for HDD 3V power Bulk cap X00 SSI
23 Improve thermal trip sequence EMC4002 thermal trip sequence X00 32 Add C631 for EMC4002 thermal trip sequence. X00 SSI
24 Add Jumper near by DC Jack Add Jumper for EMI parts reserve X00 49 Add PJP12& PJP17 for EMI parts reserve. X00 SSI
25 Delete S5, S3 pull-high resistor. Delete EC S5, S3 PH resistor by NV recommend. X00 33 Delete R380& R383 by NV recommend X00 SSI
B 26 Add +5V_SUS gating circuit. Add +5V_SUS gating circuit for ELC circuit X00 50 Add PQ11, PC194, PC195 for ELC circuit. X00 SSI B
27 Remove power source cap Remove it due to space issue. X00 44 Remove PC31 due to space issue. X00 SSI
28 Add EMI's modification. Add EMI's modification. X00 44 Page11: 1. R75 change from 0ohm to 22ohm. X00 SSI
2. Add 22ohm resistor*4pcs to Net RGMII_TXD0 ,RGMII_TXD1,
RGMII_TXD2,RGMII_TXD3(close to MCP79SLI).
Page 14: 1. C177,C173 change from 10pf to 22pf
2. R126,R257 change 0ohm to 22ohm
Page24: 1. Mount C568,C569.
2. Add 100pf caps*3pcs to Net RSPK_LED_B_DRV# ,RSPK_LED_G_DRV#, RSPK_LED_R_DRV# to GND (close to CN6). 2. Modify R415,R416 to L63, L64.
(C638, C639, C641) 3. Add 0.1uf caps between +5V_RUN and Gnd(close to CN7) for 1 EA (C633)
Page 40: 1. Resved a Crystal 25MHz to Lan chip(close to U33) (Y3, C204, C214) 4. Add 0.1uf caps between +GFX_PWR_SRC and Gnd (close to CN7) for 2 EA
2. C136, C695 change from N/A to 22pf (C635, C636)
3. R538, R541 change from 0ohm to 22ohm Page28: 1. Mount L27, L28, L46 and leave R300, R301, R302, R304, R394,
4. Add 100pf caps* 3pcs to Net SPD10LDE, SPD100LED, PHY-ACTLED to GND. (C644, C645, C646) R395 empty
5. Add 0.1uf caps between +3.3PHY and GND for 2 EA. (C764, C765) 2. Mount ESD2,ESD3,ESD5.
Page44: Mount PC67, PC76, PC60, R61,PR155,PR156 also change to 0 ohm. Page 35: 1. Mount CP1,CP2,CP3,CP4,CP5,CP6.
A A
Page52: Add 0.1uf caps between 3.3V_RUN and GND for 9 EA. (C766, C767, C768, C769, C770, C771, C772 , C773, C774)
Title
History - 2
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 56 of 61
5 4 3 2 1
5 4 3 2 1
29 Modify 0603 resistor to JP Mini-card power consumption more than R327 absorb. X00 30 Delete R327 and Add JP4 to instead. X00 SSI
D
30 Add 3 caps near by Vcore choke To reduce AC droop X00 44 Add PC155, PC161, PC163 parallel with PC78, PC65, PC61. X00 SSI D
31 Leave Power resisotr empty Leave PR41 empty for line load modify X00 44 Leave PR41 to empty. X00 SSI
32 Add dampping resistor Add dampping resistor by Ricoh recommend to X00 39 Add R504, R505, R534, R535, R638, R656, R657 ,R658 to final-tune Media X00 SSI
final-tune media card signal. card signal.
33 Add PH resistor on display MUX Add Pull-high resistor by TI recommend. X00 39 Add R659, R155, R660, R56, R661, R662 pull-high resisotr by TI X00 SSI
recommend.
34 Add TPM circuit Add TPM circuit by Dell requirement X00 34 Add U145, R66, R69, R70, R72, R120, R415, RJ5, RJ6, C647, C648, C650, X00 SSI
C650, C652, C653 for TPM circuit
35 Change the MUX source for support SN74LVC1G3157DCKR repair easier & lower cost than X00 26 Change MUX source from FUSB20 (10pins) to SN74LVC1G3157DCKR(6pins). X00 SSI
Hybrid function FUSB20. The SN74LVC1G3157DCKR amount need double.
U120=> U120 & U132 (MXM/MCP LVDS DDC MUX)
C C
U121=> U121 & U134 (MXM/MCP VGA DDC MUX)
U122=> U122 & U136 (MCP AUX/DDC MUX)
U123=> U123 & U138 (MXM/MCP DP AUX MUX)
U119=> U119 & U144 (MXM DP AUX/DDC MUX)
U126=> U126 & U143 (MXM/MCP HDMI DDC MUX)
U124=> U124 & U140 (MCP MEM& LVDS SMBus MUX)
36 Add test-PAD Add test-PAD for NV software debug. X00 12 Add test-PAD on "PCI_REQ2, MXM1_PWR_EN, WLAN_RADIO_DIS#, X00 SSI
WLAN_PCIE_RST#, WPAN_PCIE_RST#, WWAN_PCIE_RST#".
37 Update EMI solution Update EMI solution X00 12 Page 29: Add 0.1uF cap between +5V_HDD& GND for 5 EA. (C660, C661, X00 SSI
C662, C664, C667).
Page 33: 1. R387 change from 0ohm to 22ohm
2. R396 change from N/A to 0ohm
3. C550 change from N/A to 10pf
Page 41: Add 0.1uF between GND_LAN& GND and leave empty.
B B
39 Add +5V_RUN_BLOGO power gating Add +5V_RUN_BLOGO power gating by Dell ELC request. X00 24 Add Q72, Q123, R96, R327 to gating +5V_RUN and create +5V_RUN_BLOGO X00 SSI
power.
40 Add stitch cap Add stitch cap between +1.05V_VCCP& GND X00 10 Add C121, C122 stitch cap fbetween +1.05V_VCCP and GND. X00 SSI
41 Modify resistor value. (BOM) Modify the value to meet PCI-E high swing function. X01 20, 22 Modify R518& R600 to 0 ohm to meet PCI-E high swing function. (MXM card X01 PT
internal pull-high for 10Kohm)
42 eSATA re-drive IC setting Add components for eSATA re-drive setting X01 28 Add R663& R664 for eSATA future setting use X01 PT
Page5: Remove R87, Page 6: Remove R689, R690, C798, Q120& Q121 to
43 Revise EC control pin Remove reserve circuit after double X01 5, 6 remove Quad core detect circuit. X01 PT
A
confirm with intel. Page 33: Modify U15 pin 98 to "FUSB31_ON#"& pin 99 to A
"MXM2_PRESENT#".
Title
History - 3
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 57 of 61
5 4 3 2 1
5 4 3 2 1
44 Fine tune 1394 signal (BOM) Fine tune 1394 signal X01 39 Modify R465, R466, R467& R468 to 54.9ohm. X01 PT
D
45 Add Mini-Card card detect resistor Add pull-high restor for Mini-Card detect X01 30, 31 Add R380, R383, R402, R416& R452 for Mini-card detect level. X01 PT D
46 Add CAM power control circuit Driver of CAM can't shut power down X01 24, 36 Page 24: Add Q73, C668, C311. X01 PT
Page 30: Add R687 pull-high resistor& U41 pin20 for "CAM_PWR_ON"
47 Modify Media Card signal dampping Modify Media Card signal dampping resistor for EMI X01 39 Modify R504, R505, R534, R535, R638, R656, R657, R658& R482 to 27ohm X01 PT
resistor. (BOM) signal fine-tune for EMI signal fine-tune.
48 Imporve X'tal timing. (BOM) To improve X'tal timing by Vendor suggestion. X01 14, 33, 34 Modify C185, C186, C551& C552 to 15pF and modify C597& C598 to 20pF X01 PT
P32: Delete R223, R224, R530& R374 and Add R607, R608, R487, R488,
49 Fine tune MXM sequence (BOM) Fine tune MXM power sequence for reliability X01 32, 42 C794& C795 then connect to "MXM1_35VOK" X01 PT
P42: Modify R567 to 20Kohm and add C775 to GND.
50 Fine tune Media Card signal Fine tune Media Card signal for EMI& reliability X01 39 Add R689, R690, R693& R694 (27ohm) for Media Card signal fine tune. X01 PT
C C
51 For "PE0_PRSNT16#" It need a SW When "Hybrid" enabled and MXM_ON# assert to low, 2 X01 10 Stuff R78 and Unstuff R67& R424 X01 PT
control (MXM_ON#). of MXM cards PCIECLK will be active.(NV suggest)
52 For GPIO_47 it need to connect SBIOS used GPIO_47 to do a judgment whether MXM X01 10 Add R141 X01 PT
"MXM1_PRESENT#" cards on board.(NV suggestion)
53 Unstuff DP HPD 100K pull low MXM card has internal pull low.Follow MXM3.0 X01 10, 27 Unstuff R503& R513 X01 PT
resistors. Design guideline.
54 V_RGB_DAC can be shorted to GND if Follow MCP79 checklist v08 X01 11 Unstuff L6, C138& C139. Del C137 and Add R87 X01 PT
RGB interface is not used.
55 Follow MXM design guideline seqence Follow MXM design guideline seqence. X01 19, 21 Modify CN4& CN5 pin278, 280 to +3.3V_RUN. X01 PT
Change C327, C328, C329& C359 pin1 from +3.3V_MXM1(+3.3V_MXM2) to
+3.3V_RUN.
Modify CN4& CN5 pin1, 3, 5, 7, 9 to +5V_RUN.
B Change C829, C321, C322, C855, C325, C323, C830, C665, C654, C858, B
56 Fix MXM card leakage issue Add gating circuit to fix leakage issue X01 19, 20, 22 DEL +3.3V_RUN _HYBRID circuit.(R214,Q78,Q80,R402,C613,Q79,C614,C377) X01 PT
Change +3.3V_RUN _HYBRID power to +3.3V_MXM1(+3.3V_MXM2) .
Stuff Q12, R185, Q14, R186, Q104, R500, Q105& R501
Unstuff R201, R582, R639& R640
Stuff Q81, R498, Q82, R499, Q20, R196, Q21& R197
Add D56& D57
Unstuff R641, R652, R653& R654
57 Reserve cap to fine tune sequence Reserve cap to fine tune PWR_EN sequence X01 20, 22 Reserve 0.1uf (Unstuff) C766& C777 X01 PT
58 Fix TMDS251 leakage issue Plug external HDMI device will cause system X01 19, 23 Add Q76,C377,C614,C613,C377 and Add net +3.3V_MXM1_HDMI. X01 PT
leakage from TMDS251 vcc pin.
A 59 Update EMI solution of X01 (BOM) Update EMI solution of X01 X01 40 Modify R683, R684, R685, R686 to 22ohm. X01 PT A
Title
History - 4
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 58 of 61
5 4 3 2 1
5 4 3 2 1
60 Let KBC can judge 2'nd MXM card Connect MXM2_PRESENT2# to KBC.Let KBC can judge X01 33 MXM2_PRESENT2# connect to U15 pin 99. X01 PT
plug in. 2'nd MXM card plug in.
D D
61 Fix press 4 second shutdown Crt_Ddc_Sel (GPIO36 ), Dp_Sel( GPIO4 ), X01 23, 26 Add pull high resistors & diodes. X01 PT
leakage issue. Lvds_Sel(GPIO 20), Lvds_Ddc_Sel(GPIO 21), R695, R696, R697, R698, R699, D44, D47, D48, D54, D49& D55
Lvds_Mem_Ddc_Sel (GPIO6 ), HDMI_DDC_Sel(GPIO5)
active high after press 4 second shutdown then
cause leakage to +3V_RUN.
62 Delay MXM1_35VOK sequence (BOM) Delay MXM1_35VOK sequence to control MXM X01 42 Add C775 X01 PT
thermaltrip gating. Change R567 to 20K
63 Delete HDMI pass resistor Remove them to improve HDMI signal X01 23 Remove R485, R486, R487, R488, R489, R490, R491, R492, R493, R607& X01 PT
R608.
64 Add cap near by Media card Add cap to improve Media card signal X01 39 Add C217, C778, C779, C780, C781, C782, C785, C786, C787, C788, C789, X01 PT
controller C790, C791& C792
65 Meet SMSC EMC4002 circuit design Add circuit to meet SMSC suggest, also keep Dell X01 32, 47 Modify R218 to 4.7K ohm and pull-high power to +3.3V_SUS X01 PT
(BOM) request. Add Q78, Q79, R224& R490.
C C
66 Add Dampping resistor Add 22 ohm resistor to improve CRT signal X01 25 Add R374& R485 X01 PT
67 Fix Keyboard LED wrong color In order to correct keyboard LED display X01 37 Swap CN57 pin 3, 4 pin define from R to G& G to R. X01 PT
68 Follow NV designguide (BOM) Modify schematic to meet NV design guideline X01 9, 10, 11, Modify C115, C123, C131, C161, C164, C191, C196& C198 to 2.2uF. X01 PT
13, 14, 15 Unstuff R100
Modify R145, R146, R211& R244 to 2.2Kohm.
Modify C116 to 2.2uF.
Add C65, C174& C793
69 Update EMI solution of X01 Update EMI solution of X01 X01 11, 19, 24, Unstuff R82, R469, R470, R471, R474, R541& C136 X01 PT
28, 32, 35, Stuff C204, C214, C835, C836, C837, C838, L39, L40& Y3.
39, 40, 47, Add C796, C797, C798, C799, C800, C801, C802, C803, C804, C805, C806,
49, 52 C807, C824, C825, C864, C865, C866, C867, C869, C870, C871, C872,
C873, C874, C878, C879, C880, C887, C888, C889, C890, C891, C892,
C893.
B Move C677, C678, C679, C680, C681, C682, C683& C684 to near by CN63. B
Delete R549 and Add C894.
71 Power VDS derating modify To meet Power VDS derating specification X01 45, 46, 47 Stuff PR65, PR96, PR119, PR122& PC90. X01 PT
Stuff PC118, PC136& PC137 and modify them to 1000pF
72 Improve AC-in Detect function Due to MXM had internal pull-hign at AC-in signal X01 19 Add R491& Q120 and R502 to 100Kohm X01 PT
cause AC-in detection fail
73 Update eSATA re-drive& FSUSB31K8X Due to eSATA re-drive IC set to increase signal X01 28 Stuff R663& R664 and Unstuff R618& R619 for eSATA re-drive IC. X01 PT
IC setting (BOM) stress cause signal failure and FSUSB31K8X Stuff R489 for FSUSB31K8X.
setting.
74 Reserve SIM card connector and In order to prepare reserve CN19 so stuff all of X01 31 Unstuff CN23, C523, C524, C525, C526, C527& ESD4. X01 PT
stuff components to test FCM mini components for FCM and reserve SIM card connector Stuff R333, R334, R335, R336, R337 R338, R339, R349, R351, R353& R355.
A card connector (BOM) A
Title
History - 5
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 59 of 61
5 4 3 2 1
5 4 3 2 1
75 Fine tune PCI clock (BOM) Due to PCI clock fail of EA test report. X01 12 Stuff C151 and modify to 15pF X01 PT
D
76 Reserve unused MXM2 power sequence Reserve unused MXM2 power sequence control circuit X01 42 Unstuff C724, C725, C726, C728, D45, D46, R611, R612, R613, R642, X01 PT D
control circuit (BOM) R643, R644, R645, Q100, Q101, Q102& Q103.
77 CRT signal improvement (BOM) To improve CRT signal X01 25 Modify L56, L57& L58 to BLM18BB750SN1D X01 PT
78 Turn off SUS power in DC mode Turn off SUS power in DC mode to prevent leackage X01 32, 33, 42 Modify R205 pin 1 to +3.3V_SUS. X01 PT
current Add R492 and unstuff.
Modify U15 pin 85 to "RUNPWROK#" and delete R590& Q77.
79 MCP79 Vcore table modify To meet NV MCP79 designguide - DG-03328-001_v12 X01 45 Modify PR83 to 200Kohm_F. Also modify MCP79 Vcore table. X01 PT
80 DP HPD floating (BOM) R513 avoid DP HPD floating X02 27 Mount R513 X02 ST
81 DP power drop too big (BOM also) Avoid DP power drop cause by D17. X02 27 Add R549 (0ohm_0603) and leave D17 NC. X02 ST
C C
82 DP leackage current issue (BOM) Avoid DP leackage current X02 27 Modify D33 from BAV99-7-F to RB500V-40. X02 ST
83 HDMI TV leackage issue Fix HDMI TV plug -in leackage from TMDS251 to X02 19 Add Q77 (2N7002) for dis-charge. X02 ST
system.
84 Meet new inductor's droop voltage Meet new inductor's droop voltage X02 44 Modify PL2, PL3, PL4 to ETQP4LR36WFC. X02 ST
(BOM) Modify PR40& PR59 to 5.63Kohm & 316Kohm.
85 Media Board sometimes fail (BOM) Improve SM bus fan-out ability for Media baord X02 22, 33 Modify R196, R197, R273, R274 to 13Kohm X02 ST
86 EMI solution in ST phase - 1. (BOM) Add EMI solution X02 28, 41 Add EMI2& EMI3. X02 ST
Mounted L32, L42, L43& L45 and remove R366, R371, R375, R381, R382,
R411, R412& R414 by BOM change.
B 87 AMD MXM leackage current issue Avoid AMD MXM leackage current X02 20, 22 Add D60& D61 and Delete R640& R652. X02 ST B
88 SM bus equivalent parallel SM bus equivalent parallel resistance too low so X02 23, 26 Modify R494, R495, R496, R497, R601& R604 to 10Kohm in page 23. X02 ST
resistance low (BOM) increase the value of resistor Modify R147, R155, R156, R609, R610, R627, R659, R660, R661& R662 to
10Kohm in page 26.
89 eSATA output driving strength (BOM) Improve eSATA output driving strength X02 28 R618, R619 Mount and R663, R664 NA. X02 ST
90 Fine tune +3.3V_MXM1 power Fine tune +3.3V_MXM1 power sequence to close 3V of X02 28 C310,C312,C614 change to NA X02 ST
sequence (BOM) MXM card's power sequence
91 Fine tune MXM card power enable Fine tune MXM card power enable sequence make sure X02 20, 22 R192,R256 change to 10Kohm X02 ST
sequence (BOM) +3.3V_MXM1 power sequence to close 3V of MXM C776,C777 Mount.
card's power sequence
92 Follow TI vendor suggestion To make sure the TMDS 251 power stable X02 23 Add 10UF on +3.3V_MXM1_HDMI X02 ST
A A
93 Reserve unused power (Audio board) Reserve unused power for Media card of Audio board X02 39 Add 0ohm and leave empty. X02 ST
Title
History - 6
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 60 of 61
5 4 3 2 1
5 4 3 2 1
94 Fine tune +3.3V_MXM1& +5V_MXM1 Fine tune +3.3V_MXM1& +5V_MXM1 power sequence . X02 19 Stuff R176& Unstuff R486 X02 ST
power sequence (BOM)
D D
95 USB waveform fail Improve USB waveform X02 28 Stuff R394, R395& Unstuff L46, ESD5 X02 ST
96 VGA ACAVIN control (BOM) Add VGA ACAVIN X02 19 Add Q80 and connect to ADAPT_TRIP_SET. X02 ST
Modify R502 to 4.7Kohm.
97 3.3V OCP keeping re-try (BOM) Make sure signal won't floating and keep original X02 47 Modify PR135 to 20K X02 ST
request Add R590
98 EMI solution in ST phase - 2. (BOM) Add EMI solution X02 39 C792 change from 10pf to 15pf X02 ST
R482 change from 27ohm to 0ohm
99 Media Card signal waveform improve Media Card signal waveform improve X02 39 R118, R504, R505, R534, R535, R638, R656, R657, R658, R689, R690, X02 ST
R693& R694 change from 27ohm to 33ohm
Unmoute C217, C778, C779, C780, C781, C782, C785, C786, C787, C788,
C789, C790, C791& C792.
C C
100 1.5V power regulator level modify Modify 1.5V power regulator level A00 46 Modify PR221 to 80.6Kohm A00 MP
(BOM)
101 Fix 1.5V power non-modification Fix 1.5V power non-modification A00 46 PR214& PR221 un-stuff A00 MP
(BOM)
102 Fine tune +3.3V_MXM1& +5V_MXM1 Fine tune +3.3V_MXM1& +5V_MXM1 power sequence . A00 19 Unstuff R176& stuff R486 A00 MP
power sequence (BOM)
103 Fine tune MXM card power enable Fine tune MXM card power enable sequence make sure A00 20, 22 R192,R256 change to 0ohm A00 MP
sequence (BOM) +3.3V_MXM1 power sequence to close 3V of MXM C776,C777 Unstuff.
card's power sequence
104 Modify Display Port HPD vlotage Modify Display Port HPD vlotage sense to meet NV A00 27 Modify R65 to 1Kohm A00 MP
B sense. checklist B
A A
Title
History - 7
Size Document Number Rev
A00
Dell/FLEX Confidential
Date: Monday, March 09, 2009 Sheet 61 of 61
5 4 3 2 1