Scribd Logo
Upload

Welcome to Scribd!

  • $RTKGSM2

    Uploaded by

    asdads
    12 views1 page
    This document contains homework problems on designing clocked CMOS circuits, solving differential equations for charge leakage, drawing circuit diagrams for dynamic logic gates, analyzing pass transistor logic with different input configurations, and constructing a CVSL logic tree for a given function table. The problems cover topics such as implementing logic functions with CMOS, analyzing charge leakage over time, minimizing transistor count in dynamic logic gates, determining output voltages for pass transistors, and designing complementary pass transistor logic.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains homework problems on designing clocked CMOS circuits, solving differential equations for charge leakage, drawing circuit diagrams for dynamic logic gates, analyzing pass transistor logic with different input configurations, and constructing a CVSL logic tree for a given function table. The problems cover topics such as implementing logic functions with CMOS, analyzing charge leakage over time, minimizing transistor count in dynamic logic gates, determining output voltages for pass transistors, and designing complementary pass transistor logic.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    12 views1 page

    $RTKGSM2

    Uploaded by

    asdads
    This document contains homework problems on designing clocked CMOS circuits, solving differential equations for charge leakage, drawing circuit diagrams for dynamic logic gates, analyzing pass transistor logic with different input configurations, and constructing a CVSL logic tree for a given function table. The problems cover topics such as implementing logic functions with CMOS, analyzing charge leakage over time, minimizing transistor count in dynamic logic gates, determining output voltages for pass transistors, and designing complementary pass transistor logic.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    超大型積體電路設計導論 Homework Assignment #6

    Due date: 2023/1/5

    9.8 Design a clocked CMOS circuit that implements the function 𝑓 𝑎∙ 𝑏 𝑐 𝑥∙𝑦

    9.10 Consider a charge leakage equation in the form 𝐼 𝑉 𝐶 , where 𝐶 is a constant,

    but the leakage current is described by 𝐼 𝑉 𝐵 , where B and 𝑉 are constant

    a) solve the differential equation for V(t) using V(0)=V0


    b) Find an expression for the hold time th if the minimum logic 1 voltage is Vx=0.4V0

    9.11 Draw the circuit diagram for a dynamic logic gate that has an output of 𝑓 𝑎∙𝑏 𝑐∙𝑎
    using the smallest number of transistors

    9.14 Four nFETs are used as pass transistor as shown below, the input voltage is set to Vin=VDD=5V,
    and it is given that VTn=0.75V.
    a) for the first case, suppose that the signals are initially at (A,B,C,D)=(1,1,0,0) and are then
    switched to (A,B,C,D)=(0,0,1,1). Find the final value of Vout
    b) suppose instead that sigals are initially at (A,B,C,D)=(1,1,1,0) and are then switched to
    (A,B,C,D)=(0,0,1,1). Find the final value of Vout

    A B C D

    +
    + Vout
    Vin
    ‐
    ‐
    37fF 37fF 37fF 85fF

    9.16 Find the CVSL gate for the function table shown below by constructing an nFET logic tree

    f 1 1 0 1 0 0 1 0
    c 0 1 0 1 0 1 0 1
    b 0 0 1 1 0 0 1 1
    a 0 0 0 0 1 1 1 1

    You might also like