Scribd Logo
Upload

Welcome to Scribd!

  • Assignment 4

    Uploaded by

    Phanindra Reddy
    15 views1 page
    This document provides the module topics for the VLSI Design course. Module 4 focuses on resettable latches and flip-flops, including synchronous and asynchronous reset, clock skew for 2-phase and pulsed latches using equations, conventional CMOS latches with diagrams, enabled latches and flip-flops, and combining logic into latches.

    Original Description:

    Original Title

    Assignment-4

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document provides the module topics for the VLSI Design course. Module 4 focuses on resettable latches and flip-flops, including synchronous and asynchronous reset, clock skew for 2-phase and pulsed latches using equations, conventional CMOS latches with diagrams, enabled latches and flip-flops, and combining logic into latches.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    15 views1 page

    Assignment 4

    Uploaded by

    Phanindra Reddy
    This document provides the module topics for the VLSI Design course. Module 4 focuses on resettable latches and flip-flops, including synchronous and asynchronous reset, clock skew for 2-phase and pulsed latches using equations, conventional CMOS latches with diagrams, enabled latches and flip-flops, and combining logic into latches.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    Department of Electronics & Communication Engineering

    Name of the Course :VLSI Design Course Code: 18EC72

    Sem/Sec: VII ‘A&B’ Faculty Name: Jayalakshmi N

    MODULE-4

    1. With a neat sketch explain synchronous and asynchronous reset in resettable latches
    and flip-flops.[K3] TB PG 423
    2. Define Clock Skew. Explain clock skew for 2-phase latch and pulsed latch with
    mathematical equations.[K2]
    3. Describe conventional CMOS latches with neat logic diagrams.[K2]

    4. Write a short note on a) Enabled latches and flip-flops. [K2]

    b) Combining logic into latches

    You might also like