Professional Documents
Culture Documents
MEMORY INTERFACING
With
8086 Microprocessor
x+1 x
x+3 x+2
x+5 x+4
BHE = 1 A0 = 0
D8-D15 D0-D7
A1-A19
D0-D15
x+1 x
x+3 x+2
BHE =0 A0 = 1
A1-A19
D0-D7
D8-D15
D0-D15
x+1 x
x+3 x+2
A0 = 0
BHE =0
A1-A19 D8-D15
D0-D7
D0-D15
A1-A19 A1-A19
A1-A9 A1-A9
D0-D7 D0-D7
D8-D15 D8-D15
(a) First Access from Odd Address (b) Next Access from Even Address
11/19/2022 Microprocessor 2023 Raafat S. Habeeb 7
11/19/2022 Microprocessor 2023 Raafat S. Habeeb 8
11/19/2022 Microprocessor 2023 Raafat S. Habeeb 9
11/19/2022 Microprocessor 2023 Raafat S. Habeeb 10
11/19/2022 Microprocessor 2023 Raafat S. Habeeb 11
11/19/2022 Microprocessor 2023 Raafat S. Habeeb 12
8086 PHYSICAL MEMORY
THE TOTAL MEMORY (1MB) OF 8086 IS ARRANGED IN TWO
BANKS. AN ODD BANK AND AN EVEN BANK. BOTH THE
BANKS HAVE EQUAL NO. OF LOCATIONS.
THE ODD BANK CONTAINS ODD NUMBERED MEM.
LOCATIONS.IT IS KNOWN AS UPPER BANK.
THE EVEN BANK CONTAINS ONLY EVEN NUMBERED MEM.
LOCATIONS.IT IS KNOWN AS LOWER BANK.
THIS ARRANGE MENT IS DONE IN ORDER TO SPEED UP
THE OPERATION.
THE ARRANGEMENT AND THE SIGNAL FOLLOWED,
EXPLAINS THE SAME.
ODD EVEN
CS CS
BHE A1---A19 A0
D15-D8 D7-D0
PROBLEM:
Two 16k ROM and two 32k RAM are required
to be interfaced with 8086 CPU. The RAM
address must start at 00000h. The ROM
address range must include FFFF0h in its
range. Design a decoder that decode the 8086
address to generate the above memory map.