Professional Documents
Culture Documents
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
1
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
2
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
3
terminal current during the fault, i.e. it produces a trip signal if ZRE2 and ZRE3. The CCU selects the transfer impedance value
the DG terminal current exceeds its pickup value. Based on based on pre-fault measurements of real and reactive power
the previously mentioned two detection signals, the CCU delivered by the DG unit in conjunction with the
transmits a control signal to the fast circuit breaker CCB1 corresponding current and voltage. From these measurements
(normally closed) to disconnect the DG from the system. the CCU calculates ZRE (RRE + jXRE) using well known power
- Simultaneously, the CCU transmits another two control equations [16]. These calculated values are stored temporarily
signals; the first is to a load-bank (ZRE ) to select the value of in memory and are only transmitted to the load bank after a
the transfer impedance and the second to close CCB2 0.5 second delay which matches them with an available RRE
(normally open) which connects the selected transfer and XRE in the load bank. The purpose of the delay is to
impedance ZRE at the PCC. account for the fact that a steady state short circuit is
- It is worth highlighting that for the communication between considered to be present 30 cycles (0.5 seconds in a 60 Hz
the head-end recloser and the proposed scheme, the authors system) after fault inception [19]. Considering that RD
recommend the application of Ethernet Fiber Links technology operates within the first few cycles of fault inception, the
with a delay time in the order of a few milliseconds [17]. This values of RRE and XRE that are transmitted to the load bank are
technology suits the in-field application of the proposed from a steady state operating condition. By selecting the
scheme however other communications schemes could be values based on the steady state load sharing condition, factors
adequate. During the time-domain simulations conducted in that affect short circuit levels such as fault location, system
this paper, the structure of the proposed communication topology and fault impedance existence do not influence the
technique is accounted for by a delay time of 5 milliseconds. RRE and XRE selection procedure. The pickup settings of the
- It also worth mentioning, that CCB1 and CCB2 are thyristor- DG-RC are related to the rating of the DG unit. The sensitivity
based circuit breakers (TBCB) which have fast clearing time studies conducted showed that during the three load sharing
(in the order of microseconds) [18]. A 10 microsecond delay is conditions the corresponding DG current outputs do not
incorporated during the investigations of this paper to allow exceed 3 and 2 times the rated current of the DG unit (IDG-
for the clearing time in the circuit breaker. rated) following reconnection for phase and ground faults
Interconnecting Head–end pickup
Utility respectively. The load sharing conditions, pickup current
Transformer PCC control
Network settings and the ZRE values with their corresponding ranges are
CCB1 given in Table IV in the Appendix. It should be noted that the
DG CCU ∞ ranges given in this table are only for three load sharing
Collector Feeder
conditions. If more load sharing conditions are present,
CCB2
additional ranges would be required.
ZRE 3- Sequence of operation:
RD ZRE selecting signal - In the case of fault occurrence, the head end recloser detects
Shutdown signal
in case of unsuccessful it and transmits this information via a communication channel
reclosing
(5 milliseconds time delay) to the CCU. Meanwhile, the DG-
RC unit measures the current from the DG source.
Fig. 2. DG source interconnection setup with an RD recloser.
2- Controlled transfer impedance ZRE: - If the head end recloser trip signal is provided and the DG
- The selected value of the transfer impedance from the load current output exceeds the pickup setting of DG-RC (3×IDG-
bank (ZRE), to be connected at the PCC, is evaluated according rated or 2×IDG-rated for phase and ground faults respectively)
to (1). The prime function of this transfer impedance is to then it produces a trip signal to disconnect the DG from the
maintain the DG operation at the same pre-fault conditions system.
(current, frequency and terminal voltage) after the - As RD trips the DG unit from the system, it sends a control
disconnection from the system such that the DG source can signal to connect the selected value of the load bank to the
easily be reconnected to the system following fault clearing. PCC. This selected impedance acts to maintain the speed and
frequency of the DG source such that it easily reconnects to
(1) the network following the fault clearance.
( ) - After the fault is cleared, the head-end recloser (RE1 or
Where: Vph is the phase voltage of the system. DGpre-fault output is RE2) sends a clear-signal to the CCU. Upon receiving this
the summation of the power supplied by the DG to the signal, the DG recloser control (DG-RC located in the CCU)
distribution system (Ssys) and to any local load connected at waits until the minimum reclose time (0.5 seconds) is elapsed.
the low voltage side of the DG interconnection transformer During this minimum wait time, the CCU receives a synch-
(Slocal). As can be seen from (1), there is a relationship signal from the synchronizer indicating that the DG source is
between the DG current contribution during the fault and ZRE. synchronized with the system. If the minimum reclose time is
This relationship is used to select the value of the transfer exceeded and the synch-signal has not been received, the CCU
impedance ZRE. In this regard, during the investigations of this will wait for it.
paper a sensitivity study was performed to decide the possible - Once the minimum wait time is exceeded and the CCU has
DG load sharing conditions and their corresponding DG received the synch-signal then RD disconnects ZRE and
current contribution during the fault (the corresponding pickup attempts to reconnect the DG source into the system.
values in the CCU). The sensitivity analysis resulted in three - If the DG source attempts to reclose and fails at least twice
possible load sharing conditions, namely LS1, LS2 and LS3. or the fault is not cleared within a time set by the utility, then
This results in three different transfer impedance values ZRE1, the proposed scheme (RD) shuts the DG source down.
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
4
IV. APPLICATION OF THE PROPOSED SCHEME TO MITIGATE faults under varying DG ratings. Short circuit levels presented
THE DG INFLUENCES ON OVERCURRENT PROTECTION in both figures are experienced at F1.
This section presents the effectiveness of using the - Figs. 6 and 7 show the variation of the DG contribution to
proposed scheme (RD) through four comparative studies. The the short circuit levels during both types of faults, for different
four comparative studies are divided into four parts as follows: configurations of the DG interconnecting transformer, namely
Part (1) shows a study that includes the application of a Yg/Yg and Yg/D. During the cases presented in both figures,
conventional method to maintain the protection coordination. a selected DG capacity of 8 MVA (outside the safe penetration
This conventional method is based on restricting the DG limit) is used.
penetration points and penetration levels to the limit that will 7500
6567
not disturb such a coordination. Part (2) shows in-depth time- 6000 5728
Current (A)
4141 4295 4132 1.6 MVA
domain simulation studies which highlight the effectiveness of 4500
8 MVA
the proposed scheme to manage DG penetration levels beyond 3000
the DG limits introduced by the conventional method, in Part 16 MVA
1500
(1), during different fault types. Part (3) compares the 0
effectiveness of the proposed scheme in Part (2) over one of No DG DG No RD DG with RD
the schemes that are presented in the current literature, namely Fig. 5. Short circuit levels experienced by F1 for a LL-G fault on the lateral
Superconducting Fault Current Limiters (SFCL). Finally, Part feeding L1 with varying DG ratings connected at L2.
6000
(4) presents the generalization of the proposed scheme against 5800
Current (A)
4229 4569 4222
the change in fault resistance and fault duration. 4000 Yg/Yg
1. Application of a Conventional Method to Mitigate the DG Yg/D
2000
Influences on Overcurrent Protection
- The conventional method is applied in this subsection to 0
maintain the protection coordination through two actions; the No DG DG No RD DG with RD
first is to restrict the DG connection points, while the second Fig. 6. Short circuit levels experienced by F1 for a 3p-G fault on the lateral
feeding L1, 8 MVA DG connected at L2. Two different interconnecting
is to restrict the penetration levels to the limit that will not transformer types: Yg/Yg and Yg/D.
disturb such a coordination. This method depicts the same
algorithm presented in [8] in order to determine both the 6000
selected candidate DG connection points and the loss of 5728
Current (A)
5 4.2 DG Bus 3 Fault Load 6 presented are chosen based on the following criteria: The first
4 3.3 is to show the capability of the proposed scheme, to maintain
(MVA)
4229
8 MVA Fault type 3ph-G LL-G
4500 4394 4222
16 MVA Fault location on the lateral feeding L1
3000 Fault inception 1 second of simulation time
1500 Fault duration Sustained fault
0 DG connection point at L2
No DG DG No RD DG with RD DG pre-fault load sharing 0.8 of 8 MVA SM-based DG, 0.9 pf
Fig. 4. Short circuit levels experienced by F1 for a 3ph-G fault on the lateral condition & PF
feeding L1 with varying DG ratings connected at L2. DG transformer configuration Yg/Yg
- Figs. 4 and 5 show the variation of the DG contribution to The second is to show the effectiveness of the proposed
the short circuit levels for the test system, during both types of scheme during different fault types. Two case studies are
selected for presentation in this subsection, namely Case
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
5
Study-1 and Case Study-2. Details of these case studies are Additionally, for these short circuit levels the corresponding
given in Table I and are shown in Fig. 8. Case studies are clearing times of both RE2 and F1 are 1.0762s and 1.424s
investigated for three different scenarios: without DG respectively.
penetration, with DG penetration only (no RD) and with both Fig. 10 shows the time domain responses while an 8 MVA
the DG unit and RD in service. For the purpose of clear figure DG unit is connected to the lateral feeding L2 (RD is not
presentation, a duration time from 0.9s to 1.6s is only shown integrated at the DG terminals). Observations demonstrate
for the cases where the proposed scheme is not applied, while that the short circuit current experienced by RE2 is 4241 A
a longer duration from 0.8s to 7.8s for the cases that include while the level experienced by F1 increases to 5800 A. This is
the proposed scheme. It should be noted that for simplicity expected as the excess current experienced by F1 can be
reasons no local load is connected at the DG terminals, i.e. attributed to the fault being fed independently by two sources
Slocal equals zero. In addition, a fuse saving operational since it is located between the DG unit and the utility
concept is employed. All values of the currents stated are in substation. The corresponding clearing times of both RE2 and
RMS and all of the voltages are stated in phase RMS values. F1 for these short circuit levels are 1.0762s and 1.0659s
To upper RE2 2 km To down respectively. The scenario depicted in Fig. 10 highlights the
stream stream existence of the coordination problem as F1 operated before
0.5 km the head-end recloser and violated the fuse-saving scheme
Communication F1 initially implemented in the network. It is worth highlighting
channel (5 millisecond that due to the fault, the DG terminal voltage dropped to 0.993
delay)
kV.
L1 1 km 8000
Fault
Current (A)
4000 RE2 current
PCC 0
CCB1
-4000
DG CCU -8000
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
CCB2 F2 Time (s)
10000
Current (A)
ZRE
5000 F1 current
ZRE selecting signal
0
L2
-5000
Shutdown signal in case of unsuccessful reclosing
-10000
Fig. 8. Fault applied on the lateral feeding load 1 with the DG unit at load 2. 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
Time (s)
Case Study-1: Figs. 9 to 12 illustrate the time domain 3000
simulation results for Case Study-1. According to these
Current (A)
20.4
DG RMS terminal voltage
8000
Current (A)
RE2 10.4
4000
current
0
-4000 0.4
-8000 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
Time (s)
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
Time (s) 1
Recloser State
State
8000
Current (A)
4000 F1
Fuse State
current
0 0
-4000 0.9 1 1.1
1.2 1.3 1.4 1.5 1.6
-8000 Time (s)
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 Fig. 10. Case Study-1 with the DG source connected at L2 when RD is not
Time (s) applied: RE2 current, F1 current, DG terminal current, DG terminal voltage,
RE2 and F1 state signals.
Recloser State Fuse State Fig. 11 shows the time domain responses while an 8 MVA
1
DG is connected to the lateral feeding L2 (RD is integrated at
State
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
6
the system to ZRE at 1.013 seconds (less than one cycle from the DG unit from the system, switching the DG unit to ZRE and
fault occurrence). finally the reconnection of the DG unit to the system upon
8000 successful reclosing at 5.82 seconds. In other words, the
proposed scheme allowed the disconnection of DG, kept it
Current (A)
4000 F1 current
0 scheme at the DG terminal, the voltage dropped to 11.274 kV
-4000 as opposed to 0.994 kV without RD. Additionally, the
-8000 overshoot in frequency when reconnecting the DG unit to the
0.8 1.8 2.8 3.8 4.8 5.8 6.8
Time (s)
system was 1.018 p.u (61.08 Hz) after which it decayed to the
nominal frequency. Moreover, Fig. 11 demonstrates that RE2
2 DG Frequency (per unit)
RD State
operated as normal (at 1.0761 seconds) and attempted to allow
for temporary fault clearing after which F1 cleared the fault (at
Freq/State
0.8 1.8 2.8 3.8 4.8 5.8 6.8 20 System PCC Voltage
Time (s)
10
15
0
Voltage (kVφ)
50 R Calculated R Bank both RE2 and F1 are 1.0814s and 1.437s respectively.
X Calculated X Bank Fig. 14 shows the scenario where an 8 MVA DG is
0 connected to the lateral feeding L2 (RD is not integrated at the
0.45 0.6
0.75 0.9 1.05 DG terminals). Through observations it can be seen that the
Time (s) short circuit current experienced by RE2 is 4160 A while the
Fig. 11. Case Study-1 with the DG source at L2 when RD applied: RE2 level experienced by F1 increases to 5728 A. Again, this is
current, F1 current, RE2, RD communication & DG frequency, Zoom on RE2,
RD signals, DG terminal current, DG voltage, DG frequency, State signals,
expected as the excess current experienced by F1 can be
load bank calculated and actual values. attributed to the fault being fed independently by two sources
Fig. 11 also shows the DG terminal current, voltage and the since it is located between the DG unit and the utility
per unit frequency in the following sequence: disconnection of substation. The corresponding clearing times of both RE2 and
F1 are 1.0812s and 1.0632s respectively. This again highlights
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
7
Current (A)
RE2 current
before the head-end recloser and violated the fuse-saving 4000
scheme initially implemented. It is worth highlighting that 0
due to the fault, the DG terminal voltage dropped to 1.016 kV. -4000
8000 -8000
RE2
Current (A)
Current (A)
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 4000 F1 current
Time (s) 0
8000
F1 -4000
Current (A)
4000
current -8000
0
0.8 1.8 2.8 3.8 4.8 5.8 6.8
-4000
-8000 Time (s)
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.5
Time (s)
Freq/State
1
1 DG Frequency (per unit)
0.5 RD State
State
RE2 current
0.95 1 1.05 1.1
0 Time (s)
-4000 2000
Current (A)
5000
0.8 1.8 2.8 3.8 4.8 5.8 6.8
0
Time (s)
-5000
-10000
Voltage (kVφ)
0
11.2
-2000 0.8 1.8 2.8 3.8 4.8 5.8 6.8
Time (s)
-4000
0.9 1 1.1 1.2 1.3 1.4 1.5 1.6
Time (s) 1
24.4 Recloser State
State
Voltage (kVφ)
1 R Calculated R Bank
Recloser State 50
State
X Calculated X Bank
Fuse State
0
0
0.45
0.6 0.75 Time (s) 0.9 1.05
0.9 1 1.21.1 1.3 1.4 1.5 1.6
Time (s) Fig. 15. Case Study-2 with the DG source at L2 when RD is applied: RE2
Fig. 14. Case Study-2 with the DG source connected at L2 when RD is not current, F1 current, RE2, RD communication & DG frequency, Zoom on RE2,
applied: RE2 current, F1 current, DG terminal current, DG terminal voltage. RD communication, DG terminal current, DG voltage, DG frequency, State
RE2 and F1 state signals. signals, load bank calculated and actual values.
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
8
15
10 System PCC Voltage overload current (e.g., a large load switching). While if SFCL
5 set to limit the fault current to a value greater than five times
0 the line nominal current, an excessive heating will occur
-5 within the SFCL [20]. It can be seen in Fig. 17 that the peak
0.8 1.8 2.8
3.8 4.8 5.8 6.8 steady state current experienced by the DG unit is 206 A.
Time (s)
Fig. 16. Case Study-2 with the DG source at L2 when RD is applied: Feeder 2 When the SFCL is applied following fault inception, the DG
active power and System PCC voltage. peak current is limited to 659 A in the second cycle after fault
Fig. 15 shows the time domain responses while an 8 MVA inception (fault current almost equal to 3.68 times the steady
DG is connected to the lateral feeding L2 (RD is integrated at state value). This demonstrates that the SFCL is working as
the DG terminals). It can be seen that due to the presence of expected. It can also be observed that even with the presence
the proposed scheme the short circuit current experienced by of the SFCL, the short circuit current experienced by RE2
RE2 remained relatively unchanged at 4157 A while the level remained relatively unchanged at 4242 A while the level
experienced by F1 decreased to 4137 A. Furthermore, it can be experienced by F1 decreased to 4555 A. In addition, after RE2
seen that RE2 detects the fault and sends a detection signal to tripped the utility source, the fuse continued to receive a
RD at 1.004 seconds. RD then switched the DG source from the current of 460 A. Finally, the fuse melted at 1.2213 seconds
system to ZRE at 1.013 seconds (less than one cycle from fault before RE2 could trip a second time. Therefore, it can be
occurrence). concluded that for Case Study-1 the SFCL failed to maintain
Fig. 15 also demonstrates the DG terminal current and the original coordination of the system for the DG size of 8
voltage transitions as well as the per unit frequency in the MVA. Comparing the results obtained in this sub-section to
following sequence: disconnection of the DG unit from the the results obtained in sub-section (B) it can be clearly
system, switching the DG unit to ZRE and finally the observed that the proposed scheme is more flexible and more
reconnection of the DG unit to the system upon successful robust at restoring fuse-recloser coordination of DG penetrated
reclosing at 6.579 seconds. In other words, the proposed feeders than the SFCL solution.
scheme allowed the disconnection of DG and kept it 4. Generalization of the Proposed Scheme
operational until fault clearance then it reconnected the DG 4.1 Impact of changing the fault resistance
back to the system within 5.579 seconds time frame. Here The impact of changing the fault resistance on the
again, this highlights the faster reconnection of the DG due to performance of the proposed scheme has also been
the proposed scheme over the current utility practices. investigated during Case Study-1. The zoom on the RE2 and
In terms of the reliability and system performance, it is RD signals are presented in Fig. 18 for a 3 Ω fault resistance.
worth highlighting that with the presence of the proposed The results have shown that RD is still able to restore the
scheme at the DG terminal, the voltage dropped to 11.938 kV original system coordination with the RE2 detection and RD
as opposed to 1.016 kV without RD. Additionally, the signal being produced 50 microseconds and 2.6 milliseconds
overshoot in frequency when reconnecting the DG unit to the slower than the bolted fault case.
system was 1.022 p.u (61.35 Hz) after which it decayed to the 4.2 Impact of changing the fault duration
nominal frequency. Moreover, Fig. 15 demonstrates that RE2 The impact of changing the fault duration on the
operated as normal (at 1.0812 seconds) and attempted to allow performance of the proposed scheme has also been
for temporary fault clearing after which F1 cleared the fault (at investigated during Case Study-1 and is shown in Fig. 19. In
1.499 seconds). Finally, it can be observed from the time this figure a fault duration of 0.12 seconds is selected to
domain responses presented in Fig. 16 (Feeder 2 power as highlight the effectiveness of the proposed method on
measured at RE2 and the system voltage at PCC on the system reconnection of DG to the system and performance of the
side of the breaker) that the system regained a normal system after fault clearance. The comparison between Fig. 19
operating state upon fault clearance and the reconnection of and Fig. 11 (Case Study-1 with a permanent fault), shows that
the DG. This highlights the capacity of the proposed scheme the fault levels of RE2 and F1 and the tripping time of RE2 are
to restore coordination in the system. similar to the case of the permanent fault. In addition, it can be
3. Comparison between the Proposed Scheme and an SFCL to seen in Fig. 19 that the fault is cleared after RE2 trips once
Mitigate the DG Influences on Overcurrent Protection before reconnecting the utility to the system and F1 does not
In this section one of the schemes that are presented in the melt. Furthermore, it can also be seen in Fig. 19 that the DG
current literature, namely Superconducting Fault Current unit reconnects with the system at the same time as that
Limiters (SFCL), is applied to the problem under investigation expressed in Fig. 11. This highlights the capability of the
as a comparative study to highlight the effectiveness of the proposed scheme to successfully restore the original
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
9
Current (A)
10000 0
RE2 current
Current (A)
5000
-5000
0
-10000
-5000 0.8 1.8 2.8 3.8 4.8 5.8 6.8
Time (s)
-10000
0.8 1.8 2.8 3.8 4.8 10000
Time (s) Fuse current
5000
Current (A)
10000 0
Fuse current -5000
5000
Current (A)
-10000
0 0.8 1.8 2.8 3.8 4.8 5.8 6.8
Time (s)
-5000
-10000 2
DG Frequency (per unit)
0.8 1.8 2.8 3.8 4.8 RD State
Freq/State
Time (s) RE2 detection signal
1
2
DG Frequency (per unit) 0
Freq/State
4000 0
2000 DG terminal current 0.95 1 Time (s) 1.05 1.1
Current (A)
0 3000
-2000 2000
Current (A)
DG terminal current
-4000 1000
0.8 1.8 2.8 3.8 4.8 0
Time (s)
-1000
20 0.8 1.8 2.8 3.8 4.8 5.8 6.8
DG Voltage Time (s)
Voltage (kVφ)
15
10 15
5 DG RMS terminal Voltage
Voltage (kVφ)
0 13
0.8 1.8 2.8 3.8 4.8
Time (s)
11
0.8 1.8 2.8 3.8(s)
Time 4.8 5.8 6.8
1
1
Recloser State
State
0 Fuse State
0.8 1.8 2.8 3.8 4.8 0
Time (s) 0.8 1.8 2.8 3.8 4.8 5.8 6.8
Fig. 17. Case Study-1 with the DG source at L2 with a 30Ω resistive SFCL Time (s)
applied at the PCC: RE2 current, F1 current, RE2, DG frequency, DG 100
terminal current, DG voltage, State signals.
Impedance (Ω)
1 R Calculated R Bank
50
RD State X Calculated X Bank
State
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been acceptedfrom
Downloaded for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPWRD.2017.2743693, IEEE
http://iranpaper.ir
http://www.itrans24.com/landing1.html
Transactions on Power Delivery
10
0885-8977 (c) 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.