🧧

Lecture 2c: BJT biasing and load

lines (Practice Problem)
Class
▓▓▓░░░░░░░ 39%
Progress

Class-
7
Completed

Created @November 5, 2021 7:13 AM

Extra Source

Goal 18

https://drive.google.com/file/d/10ghy0Tg-
Main Source
cay3NnK8XYNzlGOfeMMLUmxU/view

Note Finish
Already
???

Property

Subject E1

Table of Content
Basic Concepts of Transistor BJT
Region of Operations
DC Load line Method
More on BJT Solving Method

Basic Concepts of Transistor BJT

Lecture 2c: BJT biasing and load lines (Practice Problem) 1

 Region of Operations
Graph of Region

There are 4 main region we need to focus on

1. Cutoff Region

a. This is the region in which transistor tends to behave as an open switch

since the Base-Emitter junction is reverse biased ⇒ No current Flow

Lecture 2c: BJT biasing and load lines (Practice Problem) 2

 VE > VB

VC > VB
2. Active Region

a. This is the region in between cut off and saturation region

b. In active region, the Collector-Base remains reverse biased which the

Base-Emitter junction remains forward biased

VE < VB

VC > VB

⟹ VBE < VCE < VCC

3. Saturation Region

a. This is the region where the base current has increase way beyond the
point that the emitter-base junction is forward biased

b. In other words, IC reaches a maximum which is independent of IB  and β

c. There is no control in this region

VCE < VBE

4. Breakdown Region

a. This is the region where the collector voltage, VCC , is so large that the
Collector-Base diode breaks down, causign a large, undesired collector
current to flow

b. IC and VCE exceed specifications and damage the transistor

DC Load line Method

Lecture 2c: BJT biasing and load lines (Practice Problem) 3

 DC load line determines the maximum voltage swing of the output for a given BJT
circuit, and hence the biasing condition

Circuit and Graph of Load Line

Calculation

Applying the KVL of the right loop, we have

Lecture 2c: BJT biasing and load lines (Practice Problem) 4

 VCC = IC RC + VCE

VCE VCC
⟹ IC = − +
RC RC
The load line is therefore given by the straigh line joining the following 2 points

The y-intercept (0, VCC /RC )

The x-intercept (VCC , 0)

Choose the point with maximum VCE swing

From there, we can determine the biasing circuit for the base-emitter

Example 1: Use Load line method to find IC , VCE , IS , Vout

Lecture 2c: BJT biasing and load lines (Practice Problem) 5

 NOTE

VCC should be chosen to be VCC /2

IC should be chosen to be VCE /2RC

The maximum amplitude of the output voltage is 3.39V

Lecture 2c: BJT biasing and load lines (Practice Problem) 6

 Vout−pp = 0.226A  ∗  15 ohm = 3.39V

Any higher amplitude will end up with distortion

Example 2: Use load line method when consider IB

These curves tell us that IB is independent of the applied Collector voltage

Collecotr current IC is directly proportional to base current IB

Now in this case, we place a resistor at output RE , then the collector

current is expressed as

Note that we still consider the VCC loop (VCC = Vbb in this only case)

Lecture 2c: BJT biasing and load lines (Practice Problem) 7

Lecture 2c: BJT biasing and load lines (Practice Problem) 8
 Example 1

Remember that uppercase letter for current and voltage indicate that they are in
Large Signal Model where sinusoidal current or voltage is not considered

Lecture 2c: BJT biasing and load lines (Practice Problem) 9

 The maximum amplitude of the output voltage is

Vout−pp = 0.226A  ∗  15 ohm = 3.39V

Any higher amplitude wil end up with distortion

Lecture 2c: BJT biasing and load lines (Practice Problem) 10

 Example 2

Lecture 2c: BJT biasing and load lines (Practice Problem) 11

Lecture 2c: BJT biasing and load lines (Practice Problem) 12
 More on BJT Solving Method
BJT solving method

Lecture 2c: BJT biasing and load lines (Practice Problem) 13