Professional Documents
Culture Documents
UNIT-1
1 A) If A = -57 and B = +38. Find (i) A+B (ii) A-B using 2’s complement method.
3 A) Convert the expression into sum of products and product of sums. X'+X(X+Y')(Y+Z')
F(X, Y, Z) = ∑m (1, 2, 3, 4, 5, 7)
5 A) Represent the decimal number (6248)10 in i) BCD ii) Excess‐3 code and iii) 2421 code
B) Determine the base of the numbers for the following operation to be correct: 24 +17 = 40.
(i) convert directly to binary (ii) convert first to hexadecimal and then from hexadecimal to
binary. Which method is faster?
B) Obtain the 1’s and 2’s complements of the following binary numbers:
8 A) Find the r’s complement and (r-1)’s complement of the following numbers.
(i) (101101)2 (ii) (734)8 ( iii) (FA3)16
9 A) a) Solve for X. (7M) (i) (1256)8 = (X)2 (ii) (19.125)10 = (X)8 (iii) (10011.11)2 = (X)16
B)Encode the decimal numbers using 6,3,1,-1 weighted code.Is it a self complementing code?
11 A) Convert the hexadecimal number (64CD)16 into binary, and then convert it from
binary to octal.
B) Perform subtraction on the given unsigned binary numbers using the 2’s
13 A) Convert the following numbers with the indicated bases to decimal: i) (4310)8 ii) (198)12
B) Determine the base of the numbers in each case for the following operations to
14 A) Convert the following numbers with the indicated bases to decimal: i) (435)8 ii) (345)6
B) The solutions to the quadratic equation x2 - 11x + 22 = 0 are x =3 and x = 6. What is the
base of the numbers?
15 A) Discuss by an example, the operation of binary number subtraction using the method
1. Simplify the following three variable Boolean expression using karnaugh map method.
Y= ABC' +A'B'C'+ABC+AB'C' and F=A'BC+ABC'+ABC+AB'C'
2. Explain the operation of half adder? Realize full adder using logic gates.
3. Explain the operation of half subtractor? Realize full subtractor using logic gates.
4. Discuss the functional principle of 4-bit ripple carry adder. what is its major disadvantage?
5. What is decoder? Draw the logic diagram of 3 to 8 line decoder and explain its operation.
6. What is the difference between encoder and priority encoder? Give the implementation of a
4-bit priority encoder?
7. Draw the circuit diagram of a 4-bit adder/subtractor and briefly describe its functional
principle.
8. Implement the following function with 8 to 1 multiplexer:
9. Realize the logic expression given below using a (i) 8:1 MUX (ii) 16:1 MUX
f=∑ m (0,1,3,5,8,11,12,14,15)
10. Design a 32:1 multiplexer using two 16:1 and 2:1 multiplexers. Implement the following
multiple output combinational logic circuit using a 4 to 16 decoder:
F1=∑ m (0,1,4,7,12,14,15), F2=∑ m (1,3,6,9,12), F3=∑ m (2,3,7,8,10) and F4=∑ m (1,3,5)
11. Implement the full adder sum and carry functions with decoder and multiplexers.
12. Develop a 3-to-8 line decoder using NOR gates only, and draw its logic diagram.
13. A combinational circuit is defined by the following equations:
f l = AB + A'B'C', f2 = A + B + C', f3 = A'B + AB'. Design a circuit which will implement
these three equations using a decoder and NAND gates external to the decoder.
14. Design a combinational circuit that detects an error in the representation of a decimal digit
in BCD. The output of the circuit must be equal to logic 1 when the inputs contain any one
of the six unused bit combinations in the BCD code.
15. A combinational circuit is defined by the following three functions F1 = x'y'+xyz', F2 = x'+y,
F3=xy+x'y'. Design the circuit with a decoder and external gates.
16. A logic function has four inputs A, B, C and D that will produce output 1 whenever two
adjacent input variables are 1’s. Treat A and D are also adjacent. Implement this logic
function using 8 x 1 and 4 x 1 multiplexers.
17. Obtain the minimal expression for Ʃm(2,3,5,7,9,11,12,13,14,15) and implement it in NOR
logic; Obtain the minimal expression for ПM(2,3,5,7,9,11,12,13,14,15) and implement it
in NAND logic
18. With the use of maps, find the simplest sum-of-products form of the function F = fg where
f = abc' + c'd + a'cd' + b'cz' and g = (a + b + c' + d')(b' + c' + d)(a' + c + d')