You are on page 1of 3

Advance Computer Architecture Total marks = 20

(CS501) Deadline
th
13 of July, 2023
Assignment # 02
Spring 2023

Please carefully read the following instructions before attempting the assignment.

RULES FOR MARKING


It should be clear that your assignment would not get any credit if:
 The assignment is submitted after the due date.
 The submitted assignment does not open or the file is corrupt.
 Strict action will be taken if the submitted solution is copied from any other student or the
internet.

You should consult the recommended books to clarify your concepts as handouts are not sufficient.
You are supposed to submit your assignment in Doc or Docx format.
Any other formats like scan images, PDF, ZIP, RAR, PPT, BMP, etc. will not be accepted.

Lectures to be Covered: 10 to 18

Topic Covered:
 The objective of this assignment is to increase the learning capabilities of the students about
o Description of SRC in RTL
o Structural RTL Description of the FALCON-A
o External FALCON-A CPU Interface

NOTE
No assignment will be accepted after the due date via email in any case (whether it is the case of load
shedding or internet malfunctioning etc.). Hence refrain from uploading assignments in the last hour of
the deadline. It is recommended to upload the solution file at least two days before its closing date.

If you people find any mistake or confusion in the assignment (Question statement), please consult with
your instructor before the deadline. After the deadline, no queries will be entertained in this regard.

For any query, feel free to email at:


cs501@vu.edu.pk
Questions No 01 20 marks
Instruction RTL Address Bus Data Bus MRead MWrite
Equivalent <15..0> <15..0>
Load r7, [14+r5]
Addi r2, r4, 31
Jump [52]
Store r1, [r3+49]
Sub r5, r7, r6
Shift r2, r6, 4
mov r3, r2
Jz r4, [-32]

Table 1

Memory Address Memory Content


0020h 12h
0021h 96h
0022h 49h
0023h 2Fh
…………………. ……………………..
C300h 44h
C301h 23h
C302h E3h
C303h D5h
……………………………… ……………………………
C340h 51h
C341h CAh
C343h D5h
C344h E2h
…………………. ……………………..
1240h 07h
1241h 85h
1242h E5h
1243h 3Dh
Table 2

(a) What will be the logic levels on the external FALCON-A buses when each of the given
FALCON-A instruction is executing on the processor? Complete the table 1 given above. All
numbers are in the decimal number system, unless noted otherwise.

(b) Specify memory-addressing modes for each of the FALCON-A instructions given.
Assumptions
For this particular example we will assume that all memory contents are properly aligned, i.e.
memory addresses start at address divisible by 2.

PC= C348h

This table contains a partial memory map showing the addresses and the corresponding data
values. The next table shows the register map showing the contents of all the CPU registers.
Another important thing to note is that memory storage is big-endian.

Register Content
Name
R[0] A54Bh
R[1] 01B4h
R[2] 492Fh
R[3] C2EFh
R[4] 2301h
R[5] 1234h
R[6] 0020h
R[7] 2D7Fh

You might also like