You are on page 1of 44

TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9

LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS


SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

D Trimmed Offset Voltage: D, J, N, OR PW PACKAGE


TLC27L9 . . . 900 µV Max at 25°C, (TOP VIEW)
VDD = 5 V
D Input Offset Voltage Drift . . . Typically 1OUT 1 14 4OUT
0.1 µV/Month, Including the First 30 Days 1IN – 2 13 4IN –

D Wide Range of Supply Voltages Over


1IN +
VDD
3
4
12
11
4IN +
GND
Specified Temperature Range:
2IN + 5 10 3IN +
0°C to 70°C . . . 3 V to 16 V
2IN – 6 9 3IN –
– 40°C to 85°C . . . 4 V to 16 V
2OUT 7 8 3OUT
– 55°C to 125°C . . . 4 V to 16 V
D Single-Supply Operation
D Common-Mode Input Voltage Range
FK PACKAGE
(TOP VIEW)
Extends Below the Negative Rail (C-Suffix,

1OUT

4OUT
1IN –

4IN –
I-Suffix Types)

NC
D Ultra-Low Power . . . Typically 195 µW
at 25°C, VDD = 5 V 3 2 1 20 19
D Output Voltage Range includes Negative
1IN + 4 18 4IN +
NC
NC 5 17
Rail
GND
D High Input Impedance . . . 1012 Ω Typ
VDD
NC
6
7
16
15 NC
D ESD-Protection Circuitry 2IN + 8 14 3IN +
D Small-Outline Package Option Also
9 10 11 12 13

Available in Tape and Reel

2IN –

3IN –
2OUT
NC
3OUT
D Designed-In Latch-Up Immunity

description NC – No internal connection

The TLC27L4 and TLC27L9 quad operational DISTRIBUTION OF TLC27L9


amplifiers combine a wide range of input offset INPUT OFFSET VOLTAGE
voltage grades with low offset voltage drift, high 40
input impedance, extremely low power, and high 299 Units Tested From 2 Wafer Lots
gain. 35 VDD = 5 V
TA = 25°C
These devices use Texas instruments silicon-gate 30
Percentage of Units – %

N Package
LinCMOS technology, which provides offset
voltage stability far exceeding the stability 25
available with conventional metal-gate pro-
cesses. 20

The extremely high input impedance, low bias 15


currents, and low-power consumption make
these cost-effective devices ideal for high-gain, 10
low- frequency, low-power applications. Four
offset voltage grades are available (C-suffix and 5
I-suffix types), ranging from the low-cost TLC27L4
(10 mV) to the high-precision TLC27L9 (900 µV). 0
– 1200 – 600 0 600 1200
These advantages, in combination with good
common-mode rejection and supply voltage VIO – Input Offset Voltage – µV
rejection, make these devices a good choice for
new state-of-the-art designs as well as for
upgrading existing designs.

LinCMOS is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Copyright  1994, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

description (continued)
In general, many features associated with bipolar technology are available on LinCMOS operational
amplifiers, without the power penalties of bipolar technology. General applications such as transducer
interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the
TLC27L4 and TLC27L9. The devices also exhibit low voltage single-supply operation and ultra-low power
consumption, making them ideally suited for remote and inaccessible battery-powered applications. The
common-mode input voltage range includes the negative rail.
A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density
system applications.
The device inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up.
The TLC27L4 and TLC27L9 incorporate internal ESD-protection circuits that prevent functional failures at
voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in
handling these devices, as exposure to ESD may result in the degradation of the device parametric
performance.
The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized
for operation from – 40°C to 85°C. The M-suffix devices are characterized for operation from – 55°C to 125°C.

AVAILABLE OPTIONS
PACKAGED DEVICES
CHIP
VIOmax SMALL CHIP CERAMIC PLASTIC
TA TSSOP FORM
AT 25°C OUTLINE CARRIER DIP DIP
(PW) (Y)
(D) (FK) (J) (N)
900 µV TLC27L9CD — — TLC27L9CN — —
2 mV TLC27L4BCD — — TLC27L4BCN — —
0°C to 70°C
5 mV TLC27L4ACD — — TLC27L4ACN — —
10 mV TLC27L4CD — — TLC27L4CN TLC27L4CPW TLC27L4Y
900 µV TLC27L9ID — — TLC27L9IN — —
2 mV TLC27L4BID — — TLC27L4BIN — —
– 40°C to 85°C
5 mV TLC27L4AID — — TLC27L4AIN — —
10 mV TLC27L4ID — — TLC27L4IN — —
900 µV TLC27L9MD TLC27L9MFK TLC27L9MJ TLC27L9MN — —
– 55°C to 125°C
10 mV TLC27L4MD TLC27L4MFK TLC27L4MJ TLC27L4MN — —
The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27L9CDR).

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

equivalent schematic (each amplifier)


VDD

P3 P4

R6

R1 R2 N5
IN –
P5 P6
P1 P2
IN + C1
R5

OUT

N3

N1 N2 N4 N6 N7
R3 D1 R4 D2 R7

GND

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TLC27L4Y chip information


These chips, when properly assembled, display characteristics similar to the TLC27L4C. Thermal compression
or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with
conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS


VDD
(14) (13) (12) (11) (10) (9) (8) (4)
(3)
1IN + + (1)
(2) 1OUT
1IN – –
(5)
+ 2IN +
(7)
2OUT (6)
– 2IN –
68 (10)
3IN + + (8)
(9) 3OUT
3IN – –
(12)
+ 4IN +
(14)
4OUT (13)
– 4IN –
(11)
(1) (2) (3) (4) (5) (6) (7)
GND

108
CHIP THICKNESS: 15 TYPICAL
BONDING PADS: 4 × 4 MINIMUM
TJmax = 150°C
TOLERANCES ARE ± 10%.
ALL DIMENSIONS ARE IN MILS.
PIN (11) IS INTERNALLY CONNECTED
TO BACKSIDE OF CHIP.

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V
Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± VDD
Input voltage range, VI (any input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.3 V to VDD
Input current, II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 5 mA
Output current, IO (each output) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 30 mA
Total current into VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 mA
Total current out of GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . unlimited
Continuous total dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Operating free-air temperature, TA: C suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0°C to 70°C
I suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 40°C to 85°C
M suffix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 55°C to 125°C
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Case temperature for 60 seconds: FK package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PW package . . . . . . . . . . . . 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package . . . . . . . . . . . . . . . . . . . . . 300°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
2. Differential voltages are at IN+ with respect to IN –.
3. The output may be shorted to either supply. Temperature and /or supply voltages must be limited to ensure that the maximum
dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE


TA ≤ 25°C DERATING FACTOR TA = 70°C TA = 85°C TA = 125°C
PACKAGE
POWER RATING ABOVE TA = 25°C POWER RATING POWER RATING POWER RATING
D 950 mW 7.6 mW/°C 608 mW 494 mW —
FK 1375 mW 11.0 mW/°C 880 mW 715 mW 275 mW
J 1375 mW 11.0 mW/°C 880 mW 715 mW 275 mW
N 1575 mW 12.6 mW/°C 1008 mW 819 mW —
PW 700 mW 5.6 mW/°C 448 mW — —

recommended operating conditions


C SUFFIX I SUFFIX M SUFFIX
UNIT
MIN MAX MIN MAX MIN MAX
Supply voltage, VDD 3 16 4 16 4 16 V
VDD = 5 V – 0.2 3.5 – 0.2 3.5 0 3.5
Common mode input voltage,
Common-mode voltage VIC V
VDD = 10 V – 0.2 8.5 – 0.2 8.5 0 8.5
Operating free-air temperature, TA 0 70 – 40 85 – 55 125 °C

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 5 V (unless otherwise noted)


TLC27L4C
TLC27L4AC
PARAMETER TEST CONDITIONS TA† TLC27L4BC UNIT
TLC27L9C
MIN TYP MAX
VO = 1.4 V,, VIC = 0,, 25°C 1.1 10
TLC27L4C
RS = 50 Ω, RL = 1 MΩ Full range 12
mV
VO = 1.4 V,, VIC = 0,, 25°C 0.9 5
TLC27L4AC
RS = 50 Ω, RL = 1 MΩ Full range 6.5
VIO Input offset voltage
VO = 1.4 V,, VIC = 0,, 25°C 240 2000
TLC27L4BC
RS = 50 Ω, RL = 1 MΩ Full range 3000
µV
VO = 1.4 V,, VIC = 0,, 25°C 200 900
TLC27L9C
RS = 50 Ω, RL = 1 MΩ Full range 1500
Average temperature coefficient of input 25°C to
αVIO 1.1 µV/°C
offset voltage 70°C
25°C 0.1
IIO Input offset current (see Note 4) VO = 2
2.5
5VV, VIC = 2
2.5
5V pA
70°C 7 300
25°C 0.6
IIB Input bias current (see Note 4) VO = 2 5V
2.5 V, VIC = 2 5V
2.5 pA
70°C 40 600
– 0.2 – 0.3
25°C to to V
Common mode input voltage
g range
g 4 4.2
VICR
(see Note 5) – 0.2
Full range to V
3.5
25°C 3.2 4.1
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ 0°C 3 4.1 V
70°C 3 4.2
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 0°C 0 50 mV
70°C 0 50
25°C 50 520
Large-signal
L i l differential
diff ti l voltage
lt
AVD VO = 2.5 V to 2 V, RL = 1 MΩ 0°C 50 680 V/mV
am lification
amplification
70°C 50 380
25°C 65 94
CMRR Common-mode rejection ratio VIC = VICRmin 0°C 60 95 dB
70°C 60 95
25°C 70 97
Supply-voltage
S l lt rejection
j ti ratio
ti
kSVR VDD = 5 V to 10 V, VO = 1.4 V 0°C 60 97 dB
(∆VDD /∆VIO)
70°C 60 98
25°C 40 68
VO = 2.5
2 5 V,
V VIC = 2
2.5
5VV,
IDD Supply current (four amplifiers) 0°C 48 84 µA
No load
70°C 31 56
† Full range is 0°C to 70°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 10 V (unless otherwise noted)


TLC27L4C
TLC27L4AC
PARAMETER TEST CONDITIONS TA† TLC27L4BC UNIT
TLC27L9C
MIN TYP MAX
VO = 1.4 V,, VIC = 0,, 25°C 1.1 10
TLC27L4C
RS = 50 Ω, RL = 1 MΩ Full range 12
mV
VO = 1.4 V,, VIC = 0,, 25°C 0.9 5
TLC27L4AC
RS = 50 Ω, RL = 1 MΩ Full range 6.5
VIO Input offset voltage
VO = 1.4 V,, VIC = 0,, 25°C 260 2000
TLC27L4BC
RS = 50 Ω, RL = 1 MΩ Full range 3000
µV
VO = 1.4 V,, VIC = 0,, 25°C 210 1200
TLC27L9C
RS = 50 Ω, RL = 1 MΩ Full range 1900
Average temperature coefficient of 25°C to
αVIO 1 µV/°C
input offset voltage 70°C
25°C 0.1
IIO Input offset current (see Note 4) VO = 5 V,
V VIC = 5 V pA
70°C 7 300
25°C 0.7
IIB Input bias current (see Note 4) VO = 5 V,
V VIC = 5 V pA
70°C 50 600
– 0.2 – 0.3
25°C to to V
Common-mode input voltage
g range
g 9 9.2
VICR
(see Note 5) – 0.2
Full range to V
8.5
25°C 8 8.9
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ 0°C 7.8 8.9 V
70°C 7.8 8.9
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 0°C 0 50 mV
70°C 0 50
25°C 50 870
Large-signal
L i l differential
diff ti l voltage
lt
AVD VO = 1 V to 6 V, RL = 1 MΩ 0°C 50 1020 V/mV
amplification
am lification
70°C 50 660
25°C 65 97
CMRR Common-mode rejection ratio VIC = VICRmin 0°C 60 97 dB
70°C 60 97
25°C 70 97
S l lt
Supply-voltage j ti ratio
rejection ti
kSVR VDD = 5 V to 10 V, VO = 1.4 V 0°C 60 97 dB
(∆VDD /∆VIO)
70°C 60 98
25°C 57 92
VO = 5 V,
V VIC = 5 V,
V
IDD Supply current (four amplifiers) 0°C 72 132 µA
No load
70°C 44 80
† Full range is 0°C to 70°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 7


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 5 V (unless otherwise noted)


TLC27L4I
TLC27L4AI
PARAMETER TEST CONDITIONS TA† TLC27L4BI UNIT
TLC27L9I
MIN TYP MAX
VO = 1.4 V,, VIC = 0,, 25°C 1.1 10
TLC27L4I
RS = 50 Ω, RL = 1 MΩ Full range 13
mV
VO = 1.4 V,, VIC = 0,, 25°C 0.9 5
TLC27L4AI
RS = 50 Ω, RL = 1 MΩ Full range 7
VIO Input offset voltage
VO = 1.4 V,, VIC = 0,, 25°C 240 2000
TLC27L4BI
RS = 50 Ω, RL = 1 MΩ Full range 3500
µV
VO = 1.4 V,, VIC = 0,, 25°C 200 900
TLC27L9I
RS = 50 Ω, RL = 1 MΩ Full range 2000
Average temperature coefficient of input 25°C to
αVIO 1.1 µV/°C
offset voltage 85°C
25°C 0.1
IIO Input offset current (see Note 4) VO = 2
2.5
5VV, VIC = 2
2.5
5V pA
85°C 24 1000
25°C 0.6
IIB Input bias current (see Note 4) VO = 2 5V
2.5 V, VIC = 2 5V
2.5 pA
85°C 200 2000
– 0.2 – 0.3
25°C to to V
Common-mode input voltage
g range
g 4 4.2
VICR
(see Note 5) – 0.2
Full range to V
3.5
25°C 3.2 4.1
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ – 40°C 3 4.1 V
85°C 3 4.2
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 – 40°C 0 50 mV
85°C 0 50
25°C 50 480
Large-signal
L i l differential
diff ti l voltage
lt
AVD VO = 0.25 V to 2 V, RL = 1 MΩ – 40°C 50 900 V/mV
am lification
amplification
85°C 50 330
25°C 65 94
CMRR Common-mode rejection ratio VIC = VICRmin – 40°C 60 95 dB
85°C 60 95
25°C 70 97
Supply-voltage
S l lt rejection
j ti ratio
ti
kSVR VDD = 5 V to 10 V, VO = 1.4 V – 40°C 60 97 dB
(∆VDD /∆VIO)
85°C 60 98
25°C 39 68
VO = 2.5
25V V, VIC = 2
2.5
5VV,
IDD Supply current (four amplifiers) – 40°C 62 108 µA
No load
85°C 29 52
† Full range is – 40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 10 V (unless otherwise noted)


TLC27L4I
TLC27L4AI
PARAMETER TEST CONDITIONS TA† TLC27L4BI UNIT
TLC27L9I
MIN TYP MAX
VO = 1.4 V,, VIC = 0,, 25°C 1.1 10
TLC27L4I
RS = 50 Ω, RL = 1 MΩ Full range 13
mV
VO = 1.4 V,, VIC = 0,, 25°C 0.9 5
TLC27L4AI
RS = 50 Ω, RL = 1 MΩ Full range 7
VIO Input offset voltage
VO = 1.4 V,, VIC = 0,, 25°C 260 2000
TLC27L4BI
RS = 50 Ω, RL = 1 MΩ Full range 3500
µV
VO = 1.4 V,, VIC = 0,, 25°C 210 1200
TLC27L9I
RS = 50 Ω, RL = 1 MΩ Full range 2900
Average temperature coefficient of input 25°C to
αVIO 1 µV/°C
offset voltage 85°C
25°C 0.1
IIO Input offset current (see Note 4) VO = 5 V,
V VIC = 5 V pA
85°C 26 1000
25°C 0.7
IIB Input bias current (see Note 4) VO = 5 V,
V VIC = 5V
=.5 pA
85°C 220 2000
– 0.2 – 0.3
25°C to to V
Common-mode input voltage
g range
g 9 9.2
VICR
(see Note 5) – 0.2
Full range to V
8.5
25°C 8 8.9
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ – 40°C 7.8 8.9 V
85°C 7.8 8.9
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 – 40°C 0 50 mV
85°C 0 50
25°C 50 800
Large-signal
L i l differential
diff ti l voltage
lt
AVD VO = 1 V to 6 V, RL = 1 MΩ – 40°C 50 1550 V/mV
amplification
am lification
85°C 50 585
25°C 65 97
CMRR Common-mode rejection ratio VIC = VICRmin – 40°C 60 97 dB
85°C 60 98
25°C 70 97
S l lt
Supply-voltage j ti ratio
rejection ti
kSVR VDD = 5 V to 10 V, VO = 1.4 V – 40°C 60 97 dB
(∆VDD/∆VIO)
85°C 60 98
25°C 57 92
V
VO = 5 V, VIC = 5 V,
V
IDD Supply current (four amplifiers) – 40°C 98 172 µA
No load
85°C 40 72
† Full range is – 40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 9


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 5 V (unless otherwise noted)


TLC27L4M
PARAMETER TEST CONDITIONS TA† TLC27L9M UNIT
MIN TYP MAX
VO = 1.4 V,, VIC = 0,, 25°C 1.1 10
TLC27L4M mV
RS = 50 Ω, RL = 1 MΩ Full range 12
VIO Input offset voltage
VO = 1.4 V,, VIC = 0,, 25°C 200 900
TLC27L9M µV
RS = 50 Ω, RL = 1 MΩ Full range 3750
Average temperature coefficient of input 25°C to
αVIO 1.4 µV/°C
offset voltage 125°C
25°C 0.1 pA
IIO Input offset current (see Note 4) VO = 2 5V
2.5 V, VIC = 2 5V
2.5
125°C 1.4 15 nA
25°C 0.6 pA
IIB Input bias current (see Note 4) VO = 2
2.5
5VV, VIC = 2
2.5
5V
125°C 9 35 nA
– 0.2 – 0.3
25°C to to V
Common-mode input voltage
g range
g 4 4.2
VICR
(see Note 5) – 0.2
Full range to V
3.5
25°C 3.2 4.1
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ – 55°C 3 4.1 V
125°C 3 4.2
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 – 55°C 0 50 mV
125°C 0 50
25°C 50 480
Large-signal
L i l differential
diff ti l voltage
lt
AVD VO = 0.25 V to 2 V, RL = 1 MΩ – 55°C 25 950 V/mV
am lification
amplification
125°C 25 200
25°C 65 94
CMRR Common-mode rejection ratio VIC = VICRmin – 55°C 60 95 dB
125°C 60 85
25°C 70 97
Supply-voltage
S l lt rejection
j ti ratio
ti
kSVR VDD = 5 V to 10 V, VO = 1.4 V – 55°C 60 97 dB
(∆VDD /∆VIO)
125°C 60 98
25°C 39 68
2 5 V,
VO = 2.5 V 2 5 V,
VIC = 2.5 V
IDD Supply current (four amplifiers) – 55°C 69 120 µA
No load
125°C 27 48
† Full range is – 55°C to 125°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 10 V (unless otherwise noted)


TLC27L4M
PARAMETER TEST CONDITIONS TA† TLC27L9M UNIT
MIN TYP MAX
VO = 1.4 V,, VIC = 0,, 25°C 1.1 10
TLC27L4M mV
RS = 50 Ω, RL = 1 MΩ Full range 12
VIO Input offset voltage
VO = 1.4 V,, VIC = 0,, 25°C 210 1200
TLC27L9M µV
RS = 50 Ω, RL = 1 MΩ Full range 4300
Average temperature coefficient of 25°C to
αVIO 1.4 µV/°C
input offset voltage 125°C
25°C 0.1 pA
IIO Input offset current (see Note 4) VO = 5 V,
V VIC = 5 V
125°C 1.8 15 nA
25°C 0.7 pA
IIB Input bias current (see Note 4) VO = 5 V,
V VIC = 5 V
125°C 10 35 nA
0 – 0.3
25°C to to V
Common-mode input voltage
g range
g 9 9.2
VICR
(see Note 5) 0
Full range to V
8.5
25°C 8 8.9
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ – 55°C 7.8 8.8 V
125°C 7.8 9
25°C 0 50
VOL Low-level output voltage VID = –100 mV, IOL = 0 – 55°C 0 50 mV
125°C 0 50
25°C 50 800
Large-signal
L i l differential
diff ti l voltage
lt
AVD VO = 1 V to 6 V, RL = 1 MΩ – 55°C 25 1750 V/mV
am lification
amplification
125°C 25 380
25°C 65 97
CMRR Common-mode rejection ratio VIC = VICRmin – 55°C 60 97 dB
125°C 60 91
25°C 70 97
Supply-voltage
S l lt rejection
j ti ratio
ti
kSVR VDD = 5 V to 10 V, VO = 1.4 V – 55°C 60 97 dB
(∆VDD /∆VIO)
125°C 60 98
25°C 57 92
VO = 5 V,
V V
VIC = 5 V,
IDD Supply current (four amplifiers) – 55°C 111 192 µA
No load
125°C 35 60
† Full range is – 55°C to 125°C.
NOTES: 4. The typical values of input bias current and Input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 11


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

electrical characteristics at specified free-air temperature, VDD = 5 V, TA = 25°C (unless otherwise


noted)
TLC27L4Y
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
VO = 1.4 V, VIC = 0,
VIO Input offset voltage 1.1 10 mV
RS = 50 Ω, RL = 1 MΩ
αVIO Average temperature coefficient of input offset voltage TA = 25°C to 70°C 1.1 µV/°C
IIO Input offset current (see Note 4) VO = 2.5 V, VIC = 2.5 V 0.1 pA
IIB Input bias current (see Note 4) VO = 2.5 V, VIC = 2.5 V 0.6 pA
– 0.2 – 0.3
VICR Common-mode input voltage range (see Note 5) to to V
4 4.2
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ 3.2 4.1 V
VOL Low-level output voltage VID = –100 mV, IOL = 0 0 50 mV
AVD Large-signal differential voltage amplification VO = 0.25 V to 2 V, RL = 1 MΩ 50 520 V/mV
CMRR Common-mode rejection ratio VIC = VICRmin 65 94 dB
kSVR Supply-voltage rejection ratio (∆VDD /∆VIO) VDD = 5 V to 10 V, VO = 1.4 V 70 97 dB
VO = 2.5 V, VIC = 2.5 V,
IDD Supply current (four amplifiers) 40 68 µA
No load

electrical characteristics at specified free-air temperature, VDD = 10 V, TA = 25°C (unless otherwise


noted)
TLC27L4Y
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
VO = 1.4 V, VIC = 0,
VIO Input offset voltage 1.1 10 mV
RS = 50 Ω, RL = 1 MΩ
αVIO Average temperature coefficient of input offset voltage TA = 25°C to 70°C 1 µV/°C
IIO Input offset current (see Note 4) VO = 5 V, VIC = 5 V 0.1 pA
IIB Input bias current (see Note 4) VO = 5 V, VIC = 5 V 0.7 pA
– 0.2 – 0.3
VICR Common-mode input voltage range (see Note 5) to to V
9 9.2
VOH High-level output voltage VID = 100 mV, RL = 1 MΩ 8 8.9 V
VOL Low-level output voltage VID = –100 mV, IOL = 0 0 50 mV
AVD Large-signal differential voltage amplification VO = 1 V to 6 V, RL = 1 MΩ 50 870 V/mV
CMRR Common-mode rejection ratio VIC = VICRmin 65 97 dB
kSVR Supply-voltage rejection ratio (∆VDD /∆VIO) VDD = 5 V to 10 V, VO = 1.4 V 70 97 dB
VO = 5 V, VIC = 5 V,
IDD Supply current (four amplifiers) 57 92 µA
No load
NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.
5. This range also applies to each input individually.

12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

operating characteristics at specified free-air temperature, VDD = 5 V


TLC27L4C
TLC27L4AC
PARAMETER TEST CONDITIONS TA TLC27L4BC UNIT
TLC27L9C
MIN TYP MAX
25°C 0.03
VIPP = 1 V 0°C 0.04
RL = 1 MΩ, 70°C 0.03
SR Slew rate at unity gain CL = 20 pF
pF, V/µs
See Figure 1 25°C 0.03
VIPP = 2.5 V 0°C 0.03
70°C 0.02
f = 1 kHZ, RS = 20 Ω,
Vn Equivalent input noise voltage 25°C 70 nV/√Hz
See Figure 2
25°C 5
VO = VOH, CL = 20 pF,
F
BOM Maximum output-swing bandwidth 0°C 6 kHz
RL = 1 MΩ,
MΩ See Figure 1
70°C 4.5
25°C 85
VI = 10 mV,
V CL = 20 pF,
F
B1 Unity-gain bandwidth 0°C 100 kHz
See Figure 3
70°C 65
25°C 34°
VI = 10 mV
mV, f = B1,
φm Phase margin 0°C 36°
CL = 20 pF,
F, See Figure 3
70°C 30°

operating characteristics at specified free-air temperature, VDD = 10 V


TLC27L4C
TLC27L4AC
PARAMETER TEST CONDITIONS TA TLC27L4BC UNIT
TLC27L9C
MIN TYP MAX
25°C 0.05
VIPP = 1 V 0°C 0.05
RL = 1 MΩ, 70°C 0.04
SR Slew rate at unity gain CL = 20 pF
pF, V/µs
See Figure 1 25°C 0.04
VIPP = 5.5 V 0°C 0.05
70°C 0.04
f = 1 kHz, RS = 20 Ω,
Vn Equivalent input noise voltage 25°C 70 nV/√Hz
See Figure 2
25°C 1
VO = VOH, CL = 20 pF,
F
BOM Maximum output-swing bandwidth 0°C 1.3 kHz
RL = 1 MΩ,
MΩ See Figure 1
70°C 0.9
25°C 110
VI = 10 mV,
V CL = 20 pF,
F
B1 Unity-gain bandwidth 0°C 125 kHz
See Figure 3
70°C 90
25°C 38°
VI = 10 mV
mV, f = B1,
φm Phase margin 0°C 40°
CL = 20 pF,
F, See Figure 3
70°C 34°

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 13


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

operating characteristics at specified free-air temperature, VDD = 5 V


TLC27L4I
TLC27L4AI
PARAMETER TEST CONDITIONS TA TLC27L4BI UNIT
TLC27L9I
MIN TYP MAX
25°C 0.03
VIPP = 1 V – 40°C 0.04
RL = 1 MΩ, 85°C 0.03
SR Slew rate at unity gain CL = 20 pF
pF, V/µs
See Figure 1 25°C 0.03
VIPP = 2.5 V – 40°C 0.04
85°C 0.02
f = 1 HZ, RS = 20 Ω,
Vn Equivalent input noise voltage 25°C 70 nV/√Hz
See Figure 2
25°C 5
VO = VOH, CL = 20 pF,
F
BOM Maximum output-swing bandwidth – 40°C 7 kHz
RL = 1 MΩ,
MΩ See Figure 1
85°C 4
25°C 85
VI = 10 mV,
V CL = 20 pF,
F
B1 Unity-gain bandwidth – 40°C 130 kHz
See Figure 3
85°C 55
25°C 34°
VI = 10 mV
mV, f = B1,
φm Phase margin – 40°C 38°
CL = 20 pF,
F, See Figure 3
85°C 28°

operating characteristics at specified free-air temperature, VDD = 10 V


TLC27L4I
TLC27L4AI
PARAMETER TEST CONDITIONS TA TLC27L4BI UNIT
TLC27L9I
MIN TYP MAX
25°C 0.05
VIPP = 1 V – 40°C 0.06
RL = 1 MΩ, 85°C 0.03
SR Slew rate at unity gain CL = 20 pF
pF, V/µs
See Figure 1 25°C 0.04
VIPP = 2.5 V – 40°C 0.05
85°C 0.03
f = 1 HZ, RS = 20 Ω,
Vn Equivalent input noise voltage 25°C 70 nV/√Hz
See Figure 2
25°C 1
VO = VOH, CL = 20 pF,
F
BOM Maximum output-swing bandwidth – 40°C 1.4 kHz
RL = 1 MΩ,
MΩ See Figure 1
85°C 0.8
25°C 110
VI = 10 mV,
V CL = 20 pF,
F
B1 Unity-gain bandwidth – 40°C 155 kHz
See Figure 3
85°C 80
25°C 38°
VI = 10 mV
mV, f = B1,
φm Phase margin – 40°C 42°
CL = 20 pF,
F, See Figure 3
85°C 32°

14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

operating characteristics at specified free-air temperature, VDD = 5 V


TLC27L4M
PARAMETER TEST CONDITIONS TA TLC27L9M UNIT
MIN TYP MAX
25°C 0.03
VIPP = 1 V – 55°C 0.04
RL = 1 MΩ, 125°C 0.02
SR Slew rate at unity gain CL = 20 pF
pF, V/µs
See Figure 1 25°C 0.03
VIPP = 2.5 V – 55°C 0.04
125°C 0.02
f = 1 kHz, RS = 20 Ω,
Vn Equivalent input noise voltage 25°C 70 nV/√Hz
See Figure 2
25°C 5
VO = VOH, CL = 20 pF,
F
BOM Maximum output-swing bandwidth – 55°C 8 kHz
RL = 1 MΩ,
MΩ See Figure 1
125°C 3
25°C 85
V
VI = 10 mV, CL = 20 pF,
F
B1 Unity-gain bandwidth – 55°C 140 kHz
See Figure 3
125°C 45
25°C 34°
VI = 10 mV
mV, f = B1,
φm Phase margin – 55°C 39°
CL = 20 pF,
F, See Figure 3
125°C 25°

operating characteristics at specified free-air temperature, VDD = 10 V


TLC27L4M
PARAMETER TEST CONDITIONS TA TLC27L9M UNIT
MIN TYP MAX
25°C 0.05
VIPP = 1 V – 55°C 0.06
RL = 1 MΩ, 125°C 0.03
SR Slew rate at unity gain CL = 20 pF
pF, V/µs
See Figure 1 25°C 0.04
VIPP = 5.5 V – 55°C 0.06
125°C 0.03
f = 1 kHz, RS = 20 Ω,
Vn Equivalent input noise voltage 25°C 70 nV/√Hz
See Figure 2
25°C 1
VO = VOH, CL = 20 pF,
F
BOM Maximum output-swing bandwidth – 55°C 1.5 kHz
RL = 1 MΩ,
MΩ See Figure 1
125°C 0.7
25°C 110
V
VI = 10 mV, CL = 20 pF,
F
B1 Unity-gain bandwidth – 55°C 165 kHz
See Figure 3
125°C 70
25°C 38°
VI = 10 mV
mV, f = B1,
φm Phase margin – 55°C 43°
CL = 20 PF, See Figure 3
125°C 29°

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 15


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

operating characteristics, VDD = 5 V, TA = 25°C


TLC27L4Y
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
RL = 1 MΩ, VIPP = 1 V 0.03
SR Slew rate at unity gain CL = 20 pF,
pF V/µs
See Figure 1 VIPP = 2.5 V 0.03
f = 1 kHz, RS = 20 Ω,
Vn Equivalent input noise voltage 70 nV/√Hz
See Figure 2
VO = VOH, CL = 20 pF,
BOM Maximum output-swing bandwidth 5 kHz
RL = 1 MΩ, See Figure 1
VI = 10 mV, CL = 20 pF,
B1 Unity-gain bandwidth 85 kHz
See Figure 3

φm VI = 10 mV, f = B1,
Phase margin 34°
CL = 20 pF, See Figure 3

operating characteristics, VDD = 10 V, TA = 25°C


TLC27L4Y
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
RL = 1 MΩ, VIPP = 1 V 0.05
SR Slew rate at unity gain CL = 20 pF,
pF V/µs
See Figure 1 VIPP = 5.5 V 0.04
f = 1 kHz, RS = 20 Ω,
Vn Equivalent input noise voltage 70 nV/√Hz
See Figure 2
VO = VOH, CL = 20 pF,
BOM Maximum output-swing bandwidth 1 kHz
RL = 1 MΩ, See Figure 1
VI = 10 mV, CL = 20 pF,
B1 Unity-gain bandwidth 110 kHz
See Figure 3

φm VI = 10 mV, f = B1,
Phase margin 38°
CL = 20 pF, See Figure 3

16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits


Because the TLC27L4 and TLC27L9 are optimized for single-supply operation, circuit configurations used for
the various tests often present some inconvenience since the input signal, in many cases, must be offset from
ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to
the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either
circuit gives the same result.

VDD VDD +
– –
VO VO
+ +
VI VI
CL RL CL RL

VDD –
(a) SINGLE SUPPLY (b) SPLIT SUPPLY

Figure 1. Unity-Gain Amplifier

2 kΩ 2 kΩ

VDD VDD +
20 Ω – –
1/2 VDD VO VO
+ +
20 Ω
20 Ω 20 Ω

VDD –

(a) SINGLE SUPPLY (b) SPLIT SUPPLY

Figure 2. Noise-Test Circuit

10 kΩ 10 kΩ

VDD VDD +
100 Ω 100 Ω
VI – VI –

VO VO
+ +
1/2 VDD
CL CL

VDD –

(a) SINGLE SUPPLY (b) SPLIT SUPPLY

Figure 3. Gain-of-100 Inverting Amplifier

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 17


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

input bias current


Because of the high input impedance of the TLC27L4 and TLC27L9 operational amplifiers, attempts to measure
the input bias current can result in erroneous readings. The bias current at normal room ambient temperature
is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are
offered to avoid erroneous measurements:
1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the
device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
2. Compensate for the leakage of the test socket by actually performing an input bias current test (using
a picoammeter) with no device in the test socket. The actual input bias current can then be calculated
by subtracting the open-socket leakage readings from the readings obtained with a device in the test
socket.
One word of caution: many automatic testers as well as some bench-top operational amplifier testers use the
servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage
drop across the series resistor is measured and the bias current is calculated). This method requires that a
device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not
feasible using this method.
7 1

V = VIC

8 14

Figure 4. Isolation Metal Around Device Inputs (J and N packages)

low-level output voltage


To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise
results in the device low-level output being dependent on both the common-mode input voltage level as well
as the differential input voltage level. When attempting to correlate low-level output readings with those quoted
in the electrical specifications, these two conditions should be observed. If conditions other than these are to
be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.

input offset voltage temperature coefficient


Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This
parameter is actually a calculation using input offset voltage measurements obtained at two different
temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device
and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input
offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the
moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these
measurements be performed at temperatures above freezing to minimize error.

18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

full-power response
Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage
swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is
generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal
input signal until the maximum frequency is found above which the output contains significant distortion. The
full-peak response is defined as the maximum output frequency, without regard to distortion, above which full
peak-to-peak output swing cannot be maintained.
Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified
in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal
input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is
increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same
amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained
(Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum
peak-to-peak output is reached.

(a) f = 100 Hz (b) BOM > f > 100 Hz (c) f = BOM (d) f > BOM

Figure 5. Full-Power-Response Output Signal

test time
Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume,
short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET
devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more
pronounced with reduced supply levels and lower temperatures.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 19


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS

Table of Graphs
FIGURE
VIO Input offset voltage Distribution 6, 7
αVIO Temperature coefficient Distribution 8, 9
vs High-level
g output current 10,, 11
VOH High-level
g output voltage
g vs Supply voltage
g 12
vs Free-air temperature 13
vs Common-mode
Common mode input in ut voltage 14, 15
vs Differential input voltage
g 16
VOL Low level output voltage
Low-level
vs Free-air temperature 17
vs Low-level output current 18, 19
vs Supply
y voltage
g 20
AVD Differential voltage
g amplification vs Free-air temperature 21
vs Frequency 32, 33
IIB / IIO Input bias and input offset current vs Free-air temperature 22
VIC Common-mode input voltage vs Supply voltage 23
vs Supply
y voltage
g 24
IDD Supply current
vs Free-air temperature 25
vs Supply
y voltage
g 26
SR Slew rate
vs Free-air temperature 27
Normalized slew rate vs Free-air temperature 28
VO(PP) Maximum peak-to-peak output voltage vs Frequency 29
vs Free-air temperature 30
B1 Unity gain bandwidth
Unity-gain
vs Supply voltage 31
vs Supply
y voltage
g 34
φm Phase margin
g vs Free-air temperature 35
vs Capacitive loads 36
Vn Equivalent input noise voltage vs Frequency 37
φ Phase shift vs Frequency 32, 33

20 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS

DISTRIBUTION OF TLC27L4 DISTRIBUTION OF TLC27L4


INPUT OFFSET VOLTAGE INPUT OFFSET VOLTAGE
70 70
905 Amplifiers Tested From 6 Wafer Lots 905 Amplifiers Tested From 6 Wafer Lots
60 VDD = 5 V 60 VDD = 10 V
TA = 25°C TA = 25°C
N Package N Package
Percentage of Units – %

Percentage of Units – %
50 50

40 40

30 30

20 20

10 10

0 0
–5 –4 –3 –2 –1 0 1 2 3 4 5 –5 –4 –3 –2 –1 0 1 2 3 4 5
VIO – Input Offset Voltage – mV VIO – Input Offset Voltage – mV

Figure 6 Figure 7

DISTRIBUTION OF TLC27L4 AND TLC27L9 DISTRIBUTION OF TLC27L4 AND TLC27L9


INPUT OFFSET VOLTAGE INPUT OFFSET VOLTAGE
TEMPERATURE COEFFICIENT TEMPERATURE COEFFICIENT
70 70
356 Amplifiers Tested From 8 Wafer Lots 356 Amplifiers Tested From 6 Wafer Lots
VDD = 5 V VDD = 10 V
60 60
TA = 25°C to 125°C TA = 25°C to 125°C
N Package N Package
Percentage of Units – %
Percentage of Units – %

50 Outliers: 50 Outliers:
(1) 19.2 µV/°C (1) 18.7 µV/°C
(1) 12.1 µV/°C 40 (1) 11.6 µV/°C
40

30 30

20 20

10 10

0 0
– 10 – 8 – 6 – 4 – 2 0 2 4 6 8 10 – 10 – 8 – 6 – 4 – 2 0 2 4 6 8 10
αVIO – Temperature Coefficient – µV/°C αVIO – Temperature Coefficient – µV/°C

Figure 8 Figure 9

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 21


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT VOLTAGE


vs vs
HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT CURRENT
5 16
VID = 100 mV
VID = 100 mV
TA = 25°C 14 TA = 25°C
VOH – High-Level Output Voltage – V

VOH – High-Level Output Voltage – V


4 VDD = 16 V
12

VDD = 5 V
3 10
VDD = 4 V
8
VDD = 10 V
2 VDD = 3 V
6

4
1
2

0 0
0 –2 –4 –6 –8 – 10 0 – 5 – 10 – 15 – 20 – 25 – 30 – 35 – 40
IOH – High-Level Output Current – mA IOH – High-Level Output Current – mA

Figure 10 Figure 11

HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT VOLTAGE


vs vs
SUPPLY VOLTAGE FREE-AIR TEMPERATURE
16 VDD – 1.6
VID = 100 mV IOH = – 5 mA
14 VDD – 1.7
VOH – High-Level Output Voltage – V

RL = 1 MΩ VID = 100 mV
VOH – High-Level Output Voltage – V

TA = 25°C VDD = 5 V
12 VDD – 1.8

10 VDD – 1.9

8 VDD – 2
VDD = 10 V
6 VDD – 2.1

4 VDD – 2.2

2 VDD – 2.3

0 VDD – 2.4
0 2 4 6 8 10 12 14 16 – 75 – 50 – 25 0 25 50 75 100 125
VDD – Supply Voltage – V TA – Free-Air Temperature – °C

Figure 12 Figure 13

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

22 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE


vs vs
COMMON-MODE INPUT VOLTAGE COMMON-MODE INPUT VOLTAGE
700 500

VDD = 5 V VDD = 10 V
650

VOL – Low-Level Output Voltage – mV


IOL = 5 mA
VOL – Low-Level Output Voltage – mV

IOL = 5 mA
TA = 25°C 450
TA = 25°C
600

550
400
VID = – 100 mV
500 VID = – 100 mV
VID = – 1 V
350
450 VID = – 2.5 V

400
300
VID = – 1 V
350

300 250
0 0.5 1 1.5 2 2.5 3 3.5 4 0 1 2 3 4 5 6 7 8 9 10
VIC – Common-Mode Input Voltage – V VIC – Common-Mode Input Voltage – V

Figure 14 Figure 15

LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE


vs vs
DIFFERENTIAL INPUT VOLTAGE FREE-AIR TEMPERATURE
800 900
IOL = 5 mA IOL = 5 mA
700 800 VID = – 1 V
VIC = | VID/2 |
VOL – Low-Level Output Voltage – mV
VOL – Low-Level Output Voltage – mV

TA = 25°C VIC = 0.5 V


700
600
600 VDD = 5 V
500
VDD = 5 V 500
400
400
VDD = 10 V
300
300
VDD = 10 V
200
200

100 100

0 0
0 –2 –4 –6 –8 – 10 – 75 – 50 – 25 0 25 50 75 100 125
VID – Differential Input Voltage – V TA – Free-Air Temperature – °C

Figure 16 Figure 17

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 23


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE


vs vs
LOW-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT CURRENT
1 3
VID = – 1 V
0.9 VID = – 1 V
VIC = 0.5 V
TA = 25°C VIC = 0.5 V
2.5

VOL – Low-Level Output Voltage – V


VOL – Low-Level Output Voltage – V

0.8 TA = 25°C VDD = 16 V


VDD = 5 V
0.7
VDD = 4 V 2
0.6 VDD = 10 V
VDD = 3 V
0.5 1.5

0.4
1
0.3

0.2
0.5
0.1

0 0
0 1 2 3 4 5 6 7 8 0 5 10 15 20 25 30
IOL – Low-Level Output Current – mA IOL – Low-Level Output Current – mA

Figure 18 Figure 19

LARGE-SIGNAL LARGE-SIGNAL
DIFFERENTIAL VOLTAGE AMPLIFICATION DIFFERENTIAL VOLTAGE AMPLIFICATION
vs vs
SUPPLY VOLTAGE FREE-AIR TEMPERATURE

2000 2000
TA = – 55°C
1800 RL = 1 MΩ 1800 RL = 1 MΩ
TA = – 40°C
AVD – Large-Signal Differential
AVD – Large-Signal Differential

1600
Voltage Amplification – V/mV

1600
Voltage Amplification – V/mV

1400 1400
TA = 0°C VDD = 10 V
1200 1200
TA = 25°C
1000 1000
TA = 70°C

ÁÁ
800 800

ÁÁ 600 TA = 85°C
ÁÁ 600
AVD

ÁÁ ÁÁ
AVD

VDD = 5 V
400 400
TA = 125°C
200 200

0 0
0 2 4 6 8 10 12 14 16 – 75 – 50 – 25 0 25 50 75 100 125
VDD – Supply Voltage – V TA – Free-Air Temperature – °C

Figure 20 Figure 21

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

24 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

INPUT BIAS CURRENT AND INPUT OFFSET CURRENT COMMON-MODE


vs INPUT VOLTAGE POSITIVE LIMIT
FREE-AIR TEMPERATURE vs
SUPPLY VOLTAGE
10000
I IB and I IO – Input Bias and Offset Currents – pA

VDD = 10 V 16
VIC = 5 V
TA = 25°C
See Note A
14

VIC – Common-Mode Input Voltage – V


1000

IIB 12

100
10
IIO
8
10
6

1 4

2
0.1
45 65 85 105 125 25 0
TA – Free-Air Temperature – °C 0 2 4 6 8 10 12 14 16
NOTE A: The typical values of input bias current and input offset VDD – Supply Voltage – V
current below 5 pA were determined mathematically.

Figure 22 Figure 23

SUPPLY CURRENT SUPPLY CURRENT


vs vs
SUPPLY VOLTAGE FREE-AIR TEMPERATURE

ÌÌÌÌ
180 120

ÌÌÌÌ
VO = VDD/2 TA = – 55°C VO = VDD/2
160

ÌÌÌÌ
No Load No Load
100

ÌÌÌÌ
ÌÌÌÌ
140
I DD – Supply Current – µ A

I DD – Supply Current – µ A

TA = – 40°C
120
ÌÌÌÌ TA = 0°C 80

ÌÌÌÌ
TA = 25°C VDD = 10 V

ÌÌÌÌ
100 TA = 70°C
TA = 125°C 60
80

60 40
VDD = 5 V
40
20
20

0 0
0 2 4 6 8 10 12 14 16 – 75 – 50 – 25 0 25 50 75 100 125
VDD – Supply Voltage – V TA – Free-Air Temperature – °C

Figure 24 Figure 25
† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 25


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

SLEW RATE
SLEW RATE
vs
vs
FREE-AIR TEMPERATURE
SUPPLY VOLTAGE
0.07
0.07
AV = 1 VDD = 10 V RL = 1 MΩ
VIPP = 1 V CL = 20 pF
0.06 VIPP = 5.5 V
0.06 RL = 1 mΩ AV = 1
CL = 20 pF See Figure 1
TA = 25°C 0.05

SR – Slew Rate – V/ µs
0.05
SR – Slew Rate – V/ µs

See Figure 1 VDD = 10 V


VIPP = 1 V
0.04
0.04

0.03
0.03

VDD = 5 V
0.02
0.02 VIPP = 1 V

0.01 VDD = 5 V
0.01 VIPP = 2.5 V

0.00
0.00 – 75 – 50 – 25 0 25 50 75 100 125
0 2 4 6 8 10 12 14 16
TA – Free-Air Temperature – °C
VDD – Supply Voltage – V

Figure 26 Figure 27

NORMALIZED SLEW RATE MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE


vs vs
FREE-AIR TEMPERATURE FREQUENCY
VO(PP) – Maximum Peak-to-Peak Output Voltage – V

1.4 10
AV = 1
1.3 9
VIPP = 1 V
VDD = 10 V RL = 1 MΩ 8
1.2 TA = 125°C
CL = 20 pF VDD = 10 V
VDD = 5 V TA = 25°C
Normalized Slew Rate

7
1.1 TA = – 55°C
6
1
5 VDD = 5 V
0.9
4
0.8
3
0.7 RL = 1 MΩ
2
See Figure 1
0.6 1

0.5 0
– 75 – 50 – 25 0 25 50 75 100 125 0.1 1 10 100
TA – Free-Air Temperature – °C f – Frequency – kHz

Figure 28 Figure 29

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

26 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

UNITY-GAIN BANDWIDTH UNITY-GAIN BANDWIDTH


vs vs
FREE-AIR TEMPERATURE SUPPLY VOLTAGE
150 140

VDD = 5 V VI = 10 mV
130
VI = 10 mV CL = 20 pF
130
B1 – Unity-Gain Bandwidth – kHz

B1 – Unity-Gain Bandwidth – kHz


CL = 20 pF 120 TA = 25°C
See Figure 3 See Figure 3
110 110

100
90
90

70 80

70
50
60

30 50
– 75 – 50 – 25 0 25 50 75 100 125 0 2 4 6 8 10 12 14 16
TA – Free-Air Temperature – °C VDD – Supply Voltage – V

Figure 30 Figure 31

LARGE-SIGNAL DIFFERENTIAL VOLTAGE


AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY
107
VDD = 5 V
106 RL = 1 MΩ
TA = 25°C
VD – Large-Signal Differential

105 0°
Voltage Amplification

104 30°
Phase Shift

AVD

103 60°

ÁÁ 102 90°

ÁÁ
Phase Shift
AVD

ÁÁ
101 120°
A

1 150°

0.1 180°
1 10 100 1k 10 k 100 k 1M
f – Frequency – Hz

Figure 32

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 27


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS†

LARGE-SIGNAL DIFFERENTIAL VOLTAGE


AMPLIFICATION AND PHASE SHIFT
vs
FREQUENCY
10 7
VDD = 10 V
10 6 RL = 1 MΩ
TA = 25°C
VD – Large-Signal Differential

10 5 0°
Voltage Amplification

10 4 30°

Phase Shift
AVD

10 3 60°

Á
10 2 90°

Á
Phase Shift
AVD

10 1 120°

Á
A

1 150°

0.1 180°
1 10 100 1k 10 k 100 k 1M
f – Frequency – Hz

Figure 33

PHASE MARGIN PHASE MARGIN


vs vs
SUPPLY VOLTAGE FREE-AIR TEMPERATURE
42° 40°
VI = 10 mV VDD = 5 mV
38°
CL = 20 pF VI = 10 mV
40°
TA = 25°C 36° CL = 20 pF
See Figure 3 See Figure 3
φ m – Phase Margin

34°
φ m – Phase Margin

38°
32°

36° 30°

28°
34°
26°

24°
32°
22°

30° 20°
0 2 4 6 8 10 12 14 16 – 75 – 50 – 25 0 25 50 75 100 125
VDD – Supply Voltage – V TA – Free-Air Temperature – °C

Figure 34 Figure 35

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

28 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

TYPICAL CHARACTERISTICS

PHASE MARGIN EQUIVALENT INPUT NOISE VOLTAGE


vs vs
CAPACITIVE LOAD FREQUENCY
37° 200

Vn – Equivalent Input Noise Voltage – nV/ Hz


VDD = 5 mV VDD = 5 V
VI = 10 mV 175 RS = 20 Ω
35° TA = 25°C TA = 25°C
See Figure 3 150 See Figure 2

33°
φ m – Phase Margin

125

31° 100

75
29°

50
27°
25

25° 0
0 20 40 60 80 100 1 10 100 1000
CL – Capacitive Load – pF f – Frequency – Hz

Figure 36 Figure 37

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 29


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION

single-supply operation
While the TLC27L4 and TLC27L9 perform well using dual power supplies (also called balanced or split
supplies), the design is optimized for single-supply operation. This design includes an input common-mode
voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The
supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly
available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is
recommended.
Many single-supply applications require that a voltage be applied to one input to establish a reference level that
is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38).
The low input bias current of the TLC27L4 and TLC27L9 permits the use of very large resistive values to
implement the voltage divider, thus minimizing power consumption.
The TLC27L4 and TLC27L9 work well in conjunction with digital logic; however, when powering both linear
devices and digital logic from the same power supply, the following precautions are recommended:
1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear
device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital
logic.
2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive
decoupling is often adequate; however, high-frequency applications may require RC decoupling.

VDD

R4

R1
R2 R3
VI – VREF = VDD
R1 + R3
+ VO
R4 + V
VO = (VREF – VI ) REF
VREF R2
R3 C
0.01 µF

Figure 38. Inverting Amplifier With Voltage Reference

30 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION

single-supply operation (continued)


Power
Output + Logic Logic Logic Supply

(a) COMMON SUPPLY RAILS


Power
Output + Logic Logic Logic Supply

(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common Versus Separate Supply Rails

input characteristics
The TLC27L4 and TLC27L9 are specified with a minimum and a maximum input voltage that, if exceeded at
either input, could cause the device to malfunction. Exceeding this specified range is a common problem,
especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper
range limit is specified at VDD – 1 V at TA = 25°C and at VDD – 1.5 V at all other temperatures.
The use of the polysilicon-gate process and the careful input circuit design gives the TLC27L4 and TLC27L9
very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage
drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus
dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate)
alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude.
The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of
operation.
Because of the extremely high input impedance and resulting low bias current requirements, the TLC27L4 and
TLC27L9 are well suited for low-level signal processing; however, leakage currents on printed circuit boards
and sockets can easily exceed bias current requirements and cause a degradation in device performance. It
is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement
Information section). These guards should be driven from a low-impedance source at the same voltage level
as the common-mode input (see Figure 40).
The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

noise performance
The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage
differential amplifier. The low input bias current requirements of the TLC27L4 and TLC27L9 result in a very low
noise current, which is insignificant in most applications. This feature makes the devices especially favorable
over bipolar devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit
greater noise currents.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 31


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION

noise performance (continued)

– –
VI –
VO VO VO
VI + + VI +

(a) NONINVERTING AMPLIFIER (b) INVERTING AMPLIFIER (c) UNITY-GAIN AMPLIFIER

Figure 40. Guard-Ring Schemes

output characteristics
The output stage of the TLC27L4 and TLC27L9 is designed to sink and source relatively high amounts of current
(see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can
cause device damage under certain conditions. Output current capability increases with supply voltage.
All operating characteristics of the TLC27L4 and TLC27L9 were measured using a 20-pF load. The devices
drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole
occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many
cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.

(a) CL = 20 pF, RL = NO LOAD (b) CL = 260 pF, RL = NO LOAD

2.5 V

VO
+
VI
CL TA = 25°C
f = 1 kHz
VIPP = 1 V

– 2.5 V

(c) CL = 310 pF, RL = NO LOAD (d) TEST CIRCUIT

Figure 41. Effect of Capacitive Loads and Test Circuit

32 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION

output characteristics (continued)


Although the TLC27L4 and TLC27L9 possess excellent high-level output voltage and current capability,
methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup
resistor (Rb) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages
to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a
comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance
between approximately 60 Ω and 180 Ω, depending on how hard the operational amplifier input is driven. With
very low values of RP, a voltage offset from 0 V at the output occurs. Second, pullup resistor RP acts as a drain
load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying
the output current.

VDD C

VI + IP RP
VDD – VO –
Rp =
– VO IF + IL + IP
VO
IF IP = Pullup current +
required by the
operational amplifier
R2 (typically 500 µA)
R1 IL RL

Figure 43. Compensation for


Figure 42. Resistive Pullup to Increase VOH Input Capacitance

feedback
Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for
oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads
(discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with
the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

electrostatic discharge protection


The TLC27L4 and TLC27L9 incorporate an internal electrostatic discharge (ESD) protection circuit that
prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care
should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation
of the device parametric performance. The protection circuit also causes the input bias currents to be
temperature dependent and have the characteristics of a reverse-biased diode.

latch-up
Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27L4 and
TLC27L9 inputs and outputs were designed to withstand – 100-mA surge currents without sustaining latch-up;
however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection
diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply
voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators.
Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the
supply rails as close to the device as possible.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 33


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION

latch-up (continued)
The current path established if latch-up occurs is usually between the positive supply rail and ground and can
be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply
voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the
forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of
latch-up occurring increases with increasing temperature and supply voltages.

1/4
+ TLC27L4
500 kΩ VO1

5V

500 kΩ

VO2
+ 1/4
TLC27L4
0.1 µF 500 kΩ

500 kΩ

Figure 44. Multivibrator

100 kΩ

VDD
100 kΩ
Set +

VO
100 kΩ
– 1/4
Reset
TLC27L4

33 kΩ

NOTE: VDD = 5 V to 16 V

Figure 45. Set /Reset Flip-Flop

34 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION
VDD

1/4
VI + TLC27L9
VO

VDD 90 kΩ

C
S1 X1
B
SELECT S1 S2 A TLC4066 1
1
AV 10 100 9 kΩ
C
S2 X2
Analog B
2
A Switch
2
1 kΩ

NOTE: VDD = 5 V to 12 V

Figure 46. Amplifier With Digital Gain Selection

10 kΩ

VDD

20 kΩ
VI –

VO
+
1/4
TLC27L4 100 kΩ

NOTE: VDD = 5 V to 16 V

Figure 47. Full-Wave Rectifier

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 35


TLC27L4, TLC27L4A, TLC27L4B, TLC27L4Y, TLC27L9
LinCMOS PRECISION QUAD OPERATIONAL AMPLIFIERS
SLOS053C – OCTOBER 1987 – REVISED AUGUST 1994

APPLICATION INFORMATION
0.016 µF

5V
10 kΩ 10 kΩ
VI +
VO
0.016 µF
– 1/4
TLC27L4

NOTE: Normalized to FC = 1 kHz and RL = 10 kΩ

Figure 48. Two-Pole Low-Pass Butterworth Filter

R2
100 kΩ

VDD
R1
10 kΩ
VIA +
VO
VIB – 1/4
R1 TLC27L9
10 kΩ
R2
100 kΩ

ǒ Ǔ
NOTE: VDD = 5 V to 16 V
V
O
+
R2 V
R1 IB
V *
IA

Figure 49. Difference Amplifier

36 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

TLC27L4ACD ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 27L4AC Samples

TLC27L4ACDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 27L4AC Samples

TLC27L4ACN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC27L4ACN Samples

TLC27L4ACNE4 ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC27L4ACN Samples

TLC27L4AID ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 27L4AI Samples

TLC27L4AIDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 27L4AI Samples

TLC27L4AIN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TLC27L4AIN Samples

TLC27L4BCD ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 27L4BC Samples

TLC27L4BCDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 27L4BC Samples

TLC27L4BCN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC27L4BCN Samples

TLC27L4BID ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 27L4BI Samples

TLC27L4BIDG4 ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 27L4BI Samples

TLC27L4BIDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 27L4BI Samples

TLC27L4BIDRG4 ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 27L4BI Samples

TLC27L4BIN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TLC27L4BIN Samples

TLC27L4CD ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L4C Samples

TLC27L4CDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L4C Samples

TLC27L4CN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC27L4CN Samples

TLC27L4CNS ACTIVE SO NS 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L4 Samples

TLC27L4CNSR ACTIVE SO NS 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L4 Samples

Addendum-Page 1
PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

TLC27L4CPW ACTIVE TSSOP PW 14 90 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P27L4C Samples

TLC27L4CPWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P27L4C Samples

TLC27L4CPWRG4 ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 P27L4C Samples

TLC27L4ID ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC27L4I Samples

TLC27L4IDG4 ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC27L4I Samples

TLC27L4IDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC27L4I Samples

TLC27L4IN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TLC27L4IN Samples

TLC27L4INE4 ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TLC27L4IN Samples

TLC27L4IPW ACTIVE TSSOP PW 14 90 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 P27L4I Samples

TLC27L4IPWR ACTIVE TSSOP PW 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 P27L4I Samples

TLC27L9CD ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L9C Samples

TLC27L9CDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L9C Samples

TLC27L9CN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TLC27L9CN Samples

TLC27L9CNSR ACTIVE SO NS 14 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TLC27L9 Samples

TLC27L9ID ACTIVE SOIC D 14 50 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC27L9I Samples

TLC27L9IDR ACTIVE SOIC D 14 2500 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TLC27L9I Samples

TLC27L9IN ACTIVE PDIP N 14 25 RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TLC27L9IN Samples

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

Addendum-Page 2
PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 3
PACKAGE MATERIALS INFORMATION

www.ti.com 5-Apr-2023

TAPE AND REEL INFORMATION

REEL DIMENSIONS TAPE DIMENSIONS


K0 P1

B0 W
Reel
Diameter
Cavity A0
A0 Dimension designed to accommodate the component width
B0 Dimension designed to accommodate the component length
K0 Dimension designed to accommodate the component thickness
W Overall width of the carrier tape
P1 Pitch between successive cavity centers

Reel Width (W1)


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 Q2 Q1 Q2

Q3 Q4 Q3 Q4 User Direction of Feed

Pocket Quadrants

*All dimensions are nominal


Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
TLC27L4ACDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4ACDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4AIDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4BCDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4BIDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4CDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4CDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4CDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4CNSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
TLC27L4CPWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
TLC27L4IDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L4IPWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
TLC27L9CDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
TLC27L9CNSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1
TLC27L9IDR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1

Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION

www.ti.com 5-Apr-2023

TAPE AND REEL BOX DIMENSIONS

Width (mm)
H
W

*All dimensions are nominal


Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TLC27L4ACDR SOIC D 14 2500 340.5 336.1 32.0
TLC27L4ACDR SOIC D 14 2500 350.0 350.0 43.0
TLC27L4AIDR SOIC D 14 2500 356.0 356.0 35.0
TLC27L4BCDR SOIC D 14 2500 367.0 367.0 38.0
TLC27L4BIDR SOIC D 14 2500 356.0 356.0 35.0
TLC27L4CDR SOIC D 14 2500 367.0 367.0 38.0
TLC27L4CDR SOIC D 14 2500 340.5 336.1 32.0
TLC27L4CDR SOIC D 14 2500 350.0 350.0 43.0
TLC27L4CNSR SO NS 14 2000 356.0 356.0 35.0
TLC27L4CPWR TSSOP PW 14 2000 356.0 356.0 35.0
TLC27L4IDR SOIC D 14 2500 367.0 367.0 38.0
TLC27L4IPWR TSSOP PW 14 2000 356.0 356.0 35.0
TLC27L9CDR SOIC D 14 2500 350.0 350.0 43.0
TLC27L9CNSR SO NS 14 2000 356.0 356.0 35.0
TLC27L9IDR SOIC D 14 2500 350.0 350.0 43.0

Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION

www.ti.com 5-Apr-2023

TUBE

T - Tube
height L - Tube length

W - Tube
width

B - Alignment groove width

*All dimensions are nominal


Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
TLC27L4ACD D SOIC 14 50 505.46 6.76 3810 4
TLC27L4ACD D SOIC 14 50 506.6 8 3940 4.32
TLC27L4ACD D SOIC 14 50 507 8 3940 4.32
TLC27L4ACN N PDIP 14 25 506 13.97 11230 4.32
TLC27L4ACNE4 N PDIP 14 25 506 13.97 11230 4.32
TLC27L4AID D SOIC 14 50 506.6 8 3940 4.32
TLC27L4AID D SOIC 14 50 505.46 6.76 3810 4
TLC27L4AIN N PDIP 14 25 506 13.97 11230 4.32
TLC27L4BCD D SOIC 14 50 505.46 6.76 3810 4
TLC27L4BCD D SOIC 14 50 506.6 8 3940 4.32
TLC27L4BCN N PDIP 14 25 506 13.97 11230 4.32
TLC27L4BID D SOIC 14 50 505.46 6.76 3810 4
TLC27L4BID D SOIC 14 50 506.6 8 3940 4.32
TLC27L4BIDG4 D SOIC 14 50 505.46 6.76 3810 4
TLC27L4BIDG4 D SOIC 14 50 506.6 8 3940 4.32
TLC27L4BIN N PDIP 14 25 506 13.97 11230 4.32
TLC27L4CD D SOIC 14 50 507 8 3940 4.32
TLC27L4CD D SOIC 14 50 506.6 8 3940 4.32
TLC27L4CD D SOIC 14 50 505.46 6.76 3810 4
TLC27L4CN N PDIP 14 25 506 13.97 11230 4.32
TLC27L4CNS NS SOP 14 50 530 10.5 4000 4.1
TLC27L4CPW PW TSSOP 14 90 530 10.2 3600 3.5
TLC27L4ID D SOIC 14 50 506.6 8 3940 4.32
TLC27L4ID D SOIC 14 50 505.46 6.76 3810 4
TLC27L4IDG4 D SOIC 14 50 505.46 6.76 3810 4
TLC27L4IDG4 D SOIC 14 50 506.6 8 3940 4.32
TLC27L4IN N PDIP 14 25 506 13.97 11230 4.32
TLC27L4INE4 N PDIP 14 25 506 13.97 11230 4.32
TLC27L4IPW PW TSSOP 14 90 530 10.2 3600 3.5

Pack Materials-Page 3
PACKAGE MATERIALS INFORMATION

www.ti.com 5-Apr-2023

Device Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)
TLC27L9CD D SOIC 14 50 505.46 6.76 3810 4
TLC27L9CN N PDIP 14 25 506 13.97 11230 4.32
TLC27L9ID D SOIC 14 50 505.46 6.76 3810 4
TLC27L9IN N PDIP 14 25 506 13.97 11230 4.32

Pack Materials-Page 4
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

You might also like