Professional Documents
Culture Documents
QUESTION 1:
Which of the following VLSI design styles only allows layouts of functional blocks with fixed
height?
a. Standard cell.
b. Full custom.
c. FPGA.
d. None of these.
Correct Answer: a
Detailed Solution:
In standard cell, the technology library contains optimized layouts of functional modules,
each with fixed height.
QUESTION 2:
Which of the following statement(s) is/are false?
a. FPGA based design is slower than standard cell based design.
b. Standard cell based design is faster than full custom design.
c. FPGA based design is faster than full custom design.
d. None of these.
Correct Answer: b, c
Detailed Solution:
In decreasing order of speed, we can order the design styles as full custom, semi custom (or
standard cell), gate array, FPGA.
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur
_____________________________________________________________________________
QUESTION 3:
Which of the following design descriptions represent a netlist?
Correct Answer: a, b
Detailed Solution:
A netlist refers to a set of building blocks and their interconnection. Both (a) and (b) satisfy
these criterial
QUESTION 4:
Which of the following is carried out before the others in a typical VLSI design flow?
a. Logic design.
b. Data path design.
c. Physical design.
d. Layout design.
Correct Answer: b
Detailed Solution:
Among the steps mentioned, data path design is carried out first, followed by logic design,
and then physical design, and then layout design.
QUESTION 5:
What are the basic building blocks in a switch level description of s VLSI design?
a. Gates
b. RTL level modules
c. Transistors
d. Relay switches
HINT: (If options a, b and c are all correct, select option d as the answer.)
Correct Answer: c
Detailed Solution:
Switch level description is a netlist of transistors and the way they are interconnected.
QUESTION 6:
Which of the following is used to specify a design in Verilog?
a. A Verilog module.
b. A Verilog test bench.
c. A Verilog design bench.
d. None of these.
Correct Answer: a
Detailed Solution:
A Verilog module is used to describe the specification of a design, whereas a test bench is
used to specify the input stimulus and output behavior during simulation. There is nothing
called “design bench”.
QUESTION 7:
The process of converting a function specification to a netlist of gates/modules is called:
a. Evolution
b. Simulation
c. Synthesis
d. Emulation
Correct Answer: c
Detailed Solution:
QUESTION 8:
For FPGA design style, what is the full form of CLB?
Correct Answer: a
Detailed Solution:
QUESTION 9:
The truth table description of a function represents a behavioral description.
a. True
b. False
Correct Answer: a
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur
Detailed Solution:
The truth table specifies the input-output behavior of a function, without specifying its
implementation. It represents a behavioral description.
QUESTION 10:
How many distinct functions of 3 variables are possible?
a. 8
b. 256
c. 9
d. None of these
Correct Answer: b
Detailed Solution:
************END*******