You are on page 1of 6

Machine Translated by Google

UG014
www.chipanalog.com Rev1.0, Nov ,2021

CA-IS374x High-Speed Quad-Channel Word Isolator

Test Board Description

describe

This document describes the relevant instructions of the CA-IS374x test board, including product introduction, schematic diagram, PCB layout diagram, bill of materials, etc. The CA-

IS374x test board can be used to simply evaluate the parametric performance of the CA-IS374x digital isolation.

Chip Introduction

The CA-IS374x is a high-performance quad-channel digital isolator with precise timing characteristics and low power consumption. in isolated CMOS

When using digital I/O, the CA-IS374x devices provide high electromagnetic immunity and low emissions. All device versions feature Schmitt trigger inputs for high noise immunity. The logic

input and output buffers for each isolation channel are separated by a silicon dioxide (SiO2) insulation barrier.

The CA-IS3740/CA-IS3741/CA-IS3742 are four-channel digital isolators. CA-IS3740 has four channels in the same direction, output side (B side) has output enable; CA-IS3741 has three

forward and one reverse channel, both sides have output enable; CA-IS3742 has two forward and two reverse channels with output enables on both sides. All devices have a failsafe mode

option. If input side voltage or signal is lost, the default output is low for devices with suffix L and high for devices with suffix H. By changing the BOM table, the CA-IS374x test board can be used

to evaluate the high-speed four-channel digital isolator of the following models.

Table 1 Models of high-speed four-channel digital isolators applicable to the CA_IS374x test board

Number of input channels Number of input channels Fail-Safe Output Rated withstand
model Output Enable Package
A side B side Status voltage (kV)

CA-IS3740LW 4 0 Low 5.0 With SOIC16-WB

CA-IS3740HW 4 0 high 5.0 With SOIC16-WB

CA-IS3741LW 3 1 Low 5.0 With SOIC16-WB

CA-IS3741HW 3 1 high 5.0 With SOIC16-WB

CA-IS3742LW 2 2 Low 5.0 With SOIC16-WB

CA-IS3742HW The 2 2 high 5.0 With SOIC16-WB

following takes CA-3741HW as an example to introduce the test instructions of CA-IS374x series.

1 Copyright © 2021, Chipanalog Incorporated Shanghai

Chuantu Microelectronics Co., Ltd.


Machine Translated by Google

UG014
www.chipanalog.com Rev1.0, Nov ,2021

3D simulation diagram of test board

Figure 1 3D simulation diagram of CA-IS374x PCB

schematic diagram

Figure 2 schematic diagram

2 Copyright © 2021, Chipanalog Incorporated

Shanghai Chuantu Microelectronics Co., Ltd.


Machine Translated by Google

UG014
www.chipanalog.com Rev1.0, Nov ,2021

Wiring diagram

Figure 3 TOP Figure 4 Bottom

3 Copyright © 2021, Chipanalog Incorporated

Shanghai Chuantu Microelectronics Co., Ltd.


Machine Translated by Google

UG014
www.chipanalog.com Rev1.0, Nov ,2021

Bill of Materials

Item Ref Des Qty Description 2 MLCC, 4.7uF/ Package MFR PN.

1 C1, C4 16V,X7R 4 MLCC, 1uF/16V,X7R 2 MLCC, 0805 -


Standard

2 C2, C3, C5, C7 0.1uF/16V,X7R 0805 -


Standard

3 C6, C8 0805 -
Standard

C12, C14, C15,


4 4 MLCC, 15pF/16V,X7R 0603 -
Standard
C16

4-Channel high-speed
5 CA-IS3741HW 1 SOP16WB Chipanalog CA-IS3741HW
Digital Isolator

J1, J2, J3, J4, J5, - - -


6 10 Header 3 pin, 2.54mm
J6, J7, J8, J9, J10

CONN, 5.08mm, Terminal - - -


7 P1, P2 2
Block

S1, S2, S3, S4,


8 8 SMA Connect, 2.54mm SMA - -

S5, S6, S7, S8

Test Point, Red,


9 TP1, TP2 2 -
keystone 5000
Through Hole, 1mm

TP3, TP4, TP13,

TP14, TP15,TP16, Test Point, Black,


10 10 -
keystone 5009
TP17, TP18, TP19, Through Hole, 1mm
TP20

TP5, TP6, TP7,

TP8, Test Point, Yellow,


11 8 -
keystone 5001
TP9, TP10, TP11, Through Hole, 1mm
TP12

Two Layers PCBÿ FR-4,


12 PCB 1 PCB-A023-00, 1mm
- - -

thickness,

4 Copyright © 2021, Chipanalog Incorporated Shanghai

Chuantu Microelectronics Co., Ltd.


Machine Translated by Google

UG014
www.chipanalog.com Rev1.0, Nov ,2021

test instrument

DC power supply, 500MHz bandwidth oscilloscope Agilent DSOX3054T, high frequency signal generator, etc.

hardware connection

1. Connect the DC voltage source to P1, P2; 2. Connect

ENA, ENB to High through the jumper cap; 3. The function generator

outputs a signal with a certain frequency and amplitude, and connect it to the input terminal of each channel; 4. Measure the

output terminals of each channel through an oscilloscope, and observe the signals of each channel with an oscilloscope.

Figure 7 Hardware connection diagram

5 Copyright © 2021, Chipanalog Incorporated Shanghai

Chuantu Microelectronics Co., Ltd.


Machine Translated by Google

UG014
www.chipanalog.com Rev1.0, Nov ,2021

Revision History

Version date Status

Ver1.0 Nov.2021 description initial version

important statement

The above information is for reference only to assist Chipanalog customers in design and development. Chipanalog reserves the right to

Under the circumstances, we reserve the right to change the above information due to technological innovation.

http://www.chipanalog.com

6 Copyright © 2021, Chipanalog Incorporated

Shanghai Chuantu Microelectronics Co., Ltd.

You might also like