Professional Documents
Culture Documents
CORRECTION CIRCUIT
www.ridleyengineering.com
ABSTRACT
A thrre-terminal, small-si?,nal model for the boo.rt power factor correction cirmit is
developed. The model is applicable for frequencies below the line frrquency, and i.f
useful for desi?,nin!!, the low-frrquency compensation network for feedback of the
output volta!!,e. Thr model i.5 derived for a control with a reference derived either
from the line or f rom a fzxed sinu.widal reference. The implicatinm nf the new model
are discu.ued for resistive and comtant power loads, and desi!!,11 procedures/or
closin1: the voltage feedback loop are given.
trols the off time. Pixed or variable hysteresis con
I. Introduction trol can be used, but this docs not affect the
small-sign al analysis. The lower circuit of Fig. I
Many users of ac-dc power supplies are becoming
shows the same power stage, but the inductor cur
increasingly conscious of the need to improve the
rent is compared to a fixed sinewave reference. It
power factor of the input current to the conve11cr.
will be seen that this circuit has some small-signal
One of the most common circuits used to achieve advantages which may justify the more complex
unity power factor is the boost converter. The op control needed to generate the fixed reference.
eration of this converter has hcen analyzed in detail
by many previous researchers, hut none of them There are two major concerns of the small-signal
provides an averaged small-sign al model suitable for performance of the circuit. Firstly, the control cir
the design and analysis of the output voltage feed cuit forcing the line current to track the input volt
back loop. age must be stable. This circuit can be analyzed in
a manner very similar to state-space averaging, with
Pig. I shows a boost converter used with two dif the control voltage, l'c• and input voltage assumed
ferent control schemes to achieve unity power fac constant during each switching cycle. The closed
tor. In the upper circuit, the switch is turned on loop eigenvalues of the circuit will vary as the input
until the inductor current equals a scaled multiple voltage increases from zero to its peak value. The
of the input voltage. !\. hysteresis comparator con- second control consideration is the analysis of the
Rectifier
Full-Wave
Loa
Rectifier
Figure 1. Boost Converter with Unity Power-Factor Control: The upper control circuit uses a line-voltage
reference to control the inductor current. This provides a more sensitive cont.rol than the lower circuit,
which uses an external reference synchronized to the input line frequency.
circuit on a cycle-to-cycle basis. In this case, the Many papers have discussed various implementa
input current is assumed to track the input voltage tions of active power factor correction circuits and
correctly, and the circuit is analyzed on an average dc-ac interfaces. Schlecht ( 11 introduced the con
basis over a full cycle of operation. This analysis is cept of quasi-static analysis for these time-varying
essential for the proper design of the feedback cir systems, and showed the locations of poles and ze
cuit, which regulates the output voltage of the ros of the system as they changed over the
power factor circuit. sinusoidal cycle. Kocher and Steigerwald [21 ana
lyzed a flyback version of the power factor car-
0 0
Input Voltage Input Current
I --
o
Figure 2. Waveforms of the Unity Power-Factor Boost Converter: The conlrol circuit forces the input current
to follow the input voltage sinewave. The ilvcrage input and out.put terminal quantities of the power
factor circuit are defined on the waveforms.
(5) (8)
(6) Circuit
The small-signal Eqs. (7) and (8) can he represented
which simplifies to
with the simple circuit model shown in Pig. 3. The
component values of this circuit are all given in the
(7)
left column of Tahle I. Similar analysis can he per
formed for the fixed-reference control scheme of
The control Eq. 2 can be similarly perturbed to give
Fig. I, and the component values corresponding to
ro
Figure 3. Small""C,ignal Circuit Model of the Roost rower Factor Circuit: This circuit models the i.mall-ilignal
Eqs. (7) and(!!). Notice the presence of the �mall-signal output resistor, ,0• which significantly affect�
the characteristics of the circuit when CQnnected to a resistive or a regulator load.
I
:
I
I
ro 'C
I
R
I
I
I
I
I
----------------------------------------�
1
I
Power Factor Switch Model
Figure 4. Small""�ignal Circuit Model with Output Filter Load: The small-signal model of Fig. 4 is connected
to the external load and input source.
From the small-signal circuit of Fig. 4 with the Similarly, the control-output transfer function can
output ftlter capacitor and load connected, the be derived by inspection to give
input-output transfer function can be derived by
inspection to give (IO)
M
1¥ 15¥ i
ro
r, 00
M2
V1
gl k
v,
Vo Vo
ro -
lo lo
gf
--
2M
r ro
o
V1 v,
gc kM M
20
10
0 -------------
Without r0
·ca -10
C,
-20
-30
-40
-50,---,--�---r------r---,---r---,----;
0.01 0.1 1.0 10.0 100.0
Frequency (Hz)
0
Phase
-90-t------------------==�--
---
�
l?_ Wrthol.t r
O __
a.. -180 ,.. - - - - - - -
-VO
0.01
------.---�-------....----.---........
0.1 1.0 10.0
-- 100.0
Frequency (Hz)
Figure S. Control-Output Transfer Function with Regulator Load: The significance of the small-signal- resist
ance r0 when the circuit supplies a constant power load is demonstrated by the plot with and without
this resistor in the model.
The system model without r0 is open-loop unsta to produce low de error. However, such a com
ble, with a right-half plane pole at s = 1/CRv The pensation would produce a conditionally stable
model with r0 does not have the right-half plane system where the phase exceeds -180° at low fre
pole, and has ·the characteristics of an integrator. quencies, and is less than 180° at crossover, as
The model without r0 has severe implications for shown in Fig. 6. Such a system is undesirable due
the control compensation which must be used. It to reductions in gain which can he encountered
is desirable to use an integrator and lead network during transient or start-up conditions.
80
m
�
60
C: 40
·a;
20
-20
0.01 0.1 1.0 10.0 100.0
Frequency (Hz)
0
Phase
-90 ---
(I)
Cl.I
With r0 /
� /
0.. -180--1------- /
.,,. .,,.
-270 ---
0.01 0.1 1.0 10.0 100.0
Frequency (Hz)
Figure 6. Com(lensated Looi' Gain with Regulator Load: The significance of the small-signal resistance r0 on
the loop gain with a constant-power load is demonstrated.
V; 50 50
Vo 100 100
lo 0.5 0.5
VC I I
k 50 .
v, - 1
M 2 2
r1 50 00
gl I 1
ro 200 200
gf 0.02 0.01
gc 0.5 0.5
108
106
104
102
Exact digital Simulation
Time (s)
Figure 7. Simulated Circuit Response for a Step-Line Change: The exact simulation of the circuit closely fol
lows the response predicted hy the small-signal model, verifying the time constant and amplitude of
the first-order system response.
106
�
(I)
Cl
�
�
>O 104
102
100
98 4--..---,-------,-----,---r--.--,-----,---,---.--,----,-----,----1
0.02 0.04 0.08 0.08 0.1 0.12 0.14
Time (s)
Figure 8. Simulated Circuit Re!iponse for a Step-Control Change: The exact simulation of the circuit closely
follows the response predicted by the small-signal model, verifying the time constant and amplitude
of the first-order system response.
(24)
for line-referenced control and
30
20
10
- 0
·ca -10
Cl
-20
-30
-40
-50
0.01 0.1 1.0 10.0 100.0
Frequency (Hz)
Figure 9. Compensation Gain Asymptotes: An integral and lead network is used to provide 1,ero de error and
good phase margin at the cros11over frequency. The zero of the compemu1tion network is placed be•
fore the crossover frequency.
for fixed-reference control. The flat gain of the The 7..ero of the compensation network should be
compensation network at higher frequencies will placed at wr1n for a 45" phase margin, OT, more
transmit considerable ripple back to the control conservatively, at ] <Dcmtn for a 60° phase mar
voltage, Ve, which can distort the input waveforms.
gin. The recommenied zero locations and gains of
However, this ripple can easily be removed with the
addition of a notch filter at twice the line frequency. compensators for the different control schemes with
The design of such a compensation scheme is not resistive and constant-power loads are summarized
considered in this paper. in Table 3.
2
CRL