You are on page 1of 9

Galala University ID:

Program of Electrical and Electronic Engineering Name:

ELE-233 Logic Design Assignment Three Points: /100

1. Design a combinational circuit with three inputs x, y, and z, and three outputs, A, B, and C.
When the binary input is 0, 1, 2, or 3, the binary output is twice the input. When the binary
input is 4, 5, 6, or 7, the binary output is half the input. Implement the circuit using the
following cases:
a. Case 1: NAND gates.
b. Case 2: Decoder and OR-gates.
c. Case 3: Multiplexer.

(25 pts)

ELE233 1 |Page
Galala University
Program of Electrical and Electronic Engineering

ELE233 2 |Page
Galala University
Program of Electrical and Electronic Engineering

2. Design a four-bit combinational circuit 2’s complementer (The output generates the 2’s
complement of the input binary number). Implement the circuit using the following cases:
a. Case 1: XOR gates.
b. Case 2: Decoder and OR-gates.
c. Case 3: Multiplexer.

(25 pts)

ELE233 3 |Page
Galala University
Program of Electrical and Electronic Engineering

ELE233 4 |Page
Galala University
Program of Electrical and Electronic Engineering

3. Design a combinational circuit that adds two binary numbers X and Y that each one of them
consists of 2-bits. The circuit outputs a three bit number that represents the arithmetic sum of
the inputs. Implement the circuit using the following cases:
a. Case 1: NAND gates.
b. Case 2: Decoder and OR-gates.
c. Case 3: Multiplexer.

(25 pts)

ELE233 5 |Page
Galala University
Program of Electrical and Electronic Engineering

ELE233 6 |Page
Galala University
Program of Electrical and Electronic Engineering

4. Construct a 5-to-32-line decoder with four 3-to-8-line decoders with enable and a 2-to-4-line
decoder.

(8 pts)

ELE233 7 |Page
Galala University
Program of Electrical and Electronic Engineering

5. Construct a 4-to-16-line decoder with five 2-to-4-line decoders with enable.

(8 pts)

ELE233 8 |Page
Galala University
Program of Electrical and Electronic Engineering

6. Simplify Construct a 16 X 1 multiplexer with two 8 X 1 and one 2 X 1 multiplexers

(9 pts)

ELE233 9 |Page

You might also like