Scribd Logo
Upload

Welcome to Scribd!

  • Static Timing Analysis

    Uploaded by

    SOMNATH
    3 views41 pages
    1. Static timing analysis (STA) is used to analyze timing paths in digital circuits to ensure there are no timing violations. 2. STA decomposes circuits into timing paths between registers and analyzes each path to check for violations of setup time and hold time. 3. Factors like propagation delay, clock skew, and input jitter can impact whether timing constraints are met and need to be considered in the STA.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    1. Static timing analysis (STA) is used to analyze timing paths in digital circuits to ensure there are no timing violations. 2. STA decomposes circuits into timing paths between registers and analyzes each path to check for violations of setup time and hold time. 3. Factors like propagation delay, clock skew, and input jitter can impact whether timing constraints are met and need to be considered in the STA.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    3 views41 pages

    Static Timing Analysis

    Uploaded by

    SOMNATH
    1. Static timing analysis (STA) is used to analyze timing paths in digital circuits to ensure there are no timing violations. 2. STA decomposes circuits into timing paths between registers and analyzes each path to check for violations of setup time and hold time. 3. Factors like propagation delay, clock skew, and input jitter can impact whether timing constraints are met and need to be considered in the STA.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 41

    STATIC

    TIMING
    ANALYSIS

    By Chetan Sir
    >

    CIR
    D
    &

    O combina
    circuit
    a9
    >

    ~
    this
    wait
    whyis of
    a
    considered
    only
    ↓
    As
    oll
    (omb+seg) digital circuits zon be

    decomposed into of such


    several paths
    only .

    & 2 bit
    Synchronous Counter
    · of FFA
    -- goes to
    XOR
    &
    then to
    goes
    FFB
    Do D & (D r &
    FFA FFB
    > LSB >
    MSB

    CIR

    - i
    op of FFA passes op of FFB passes through
    & XOR & to FFB
    through not
    goes to
    goes
    FFA (though same FIF) (though same
    -
    in all clets the STA looks finds each of
    such
    paths & occur
    .
    violations
    does STA analysis for each to ensure no
    in
    ~ As we have seen the above
    analysis ,
    the thold &
    t setup time for FFB must be
    properly given we

    try to
    find how Tak
    , typ-g(A) & tomb can
    effect
    the
    meeting of thold &tserup of FFB .

    sobasically the
    analysis is when the ilp of
    FFA +comb .

    logic must reach FFB


    -
    ,

    ↳ it should reach of her some lower bound time -> hold analysis
    ↳ it bound time Setup analysis
    befor
    ->
    should reach some
    higher
    D

    CIRA
    &

    FIF do
    & -
    FIF
    B
    >
    A
    CIRB)
    M
    tskew
    I

    ·
    tskew

    in
    & E

    &
    ↑

    I
    CIR
    A & & M

    Tr

    t
    St
    T
    2
    setup
    P

    Cir &
    · M
    i

    9)
    M

    St

    Tcp setup-Eskew
    for setup
    -

    T
    -

    tar-g + t come Tm
    min
    (A) max
    -
    -
    =)& tan-g + Ecomb +
    Esetup &Tak- Eskew min max
    max max max
    (A)

    for hold trold-tskew


    -

    toma-tr
    t
    (A)
    min max
    - -
    =S
    (A) min e
    min
    jitter ->
    D
    A
    Q
    ⑫ &
    D

    >
    B
    &

    jitter

    cim
    -
    St

    It
    R2
    -

    an
    ③ G
    &
    ↓ ↓
    cima Tm

    ↑
    C
    M A M M

    I 9)
    ! St
    tsetup
    Ejitter
    ! :
    & S

    I
    " ②
    O
    Y
    Tn

    ·
    &
    &
    e ↓
    cim M &
    ~

    N M

    St
    "Y *
    Ejitter
    Tod
    M
    ->
    Tak-tjitter-tsetup
    tcre-g + tcomb Tm
    (A) jitter
    like spew

    3
    acts we
    -

    = +<Ik-a +comb
    +Esetup &TR-jite
    + e condit
    for setup
    (A) max max max

    tap-a+tcomb >, Th
    (A)

    jitter acts like the skew


    = ting
    (A)
    min
    + +comb
    min
    > thold jitter
    e
    +
    3 for hold condit

    You might also like