Professional Documents
Culture Documents
PDF文档
PDF文档
University of Waterloo
!"
#
$
% &
'
'
'
' ()
% *
' +,
' -.-
' (
'
' +
% /
'
' (0
'
#
!&&
%
%
&
%
/
% &$
' 3473-&&
' 3478-&
' 3475-193658934752&
' 344:-1936589344:2&
' ;66;-1936589;66;2&
% &/
)
(
+
%
' &*+=.
'
%
'
.(
-
% +>& )
/&&$
' !
" #
!$!
!%#
% >& &$
'
!&'$(
"$)%
#
.
% '222+('4256527'!403..
' (?@39BB4:5937393A
% '222+(3..#
' (?@39BB4:59:5897A
% '222+(3
' (?@695:739::;89CA
% '222+(3
' (?@695:739:;C596A
% '222+(3..(
' (+,@39BB4:5974C97A
% '222+(#3..+
' ((+,@39BB4:594;:9BA
% '222+(93..
' (..((@39BB4:5984396A
% '222+( 38888
' ( +,@<()A
% '222+((3...
' (?1?2(@695:73937349;A
% '222#(93..
' (>D&
@39BB4:595;59BA
% &
% *-&
$
#
:""
% *-&
&$
' .,&&
' .&&
' . #
% -
' 12&
'
&
% ,--
,&
% +,
% &/ieee
std_logic_1164 ,$
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
(
% ./
% .--
Entity
1 Co n
n f ig
Configuration 2
tio u ra
a tio
ur n n
ig
nf
Co
Architecture 1 … Architecture n
Architecture 2
+
% .G/
% &$
3"
;" .9
:" .
&
% =
-
% &$
ENTITY entity_name IS
GENERIC(
generic_1_name : generic_1_type;
generic_2_name : generic_2_type;
generic_n_name : generic_n_type
);
PORT(
port_1_name : port_1_dir port_1_type;
port_2_name : port_2_dir port_2_type;
port_n_name : port_n_dir port_n_type
);
END entity_name;
.
% &/
.<$
ENTITY andgate IS
PORT ( a : IN std_logic;
b : IN std_logic;
c : OUT std_logic );
END andgate;
4!2<
+?-
9
"
% +$
' --K
' .&&
'
% +$ 4!2<
IN
OUT .
LM
INOUT > "
BUFFER >
% 338C9344:,&
' /)
std_logic_1164 ,
' &
)$
std_logic
std_logic_vector(<max> DOWNTO <min>)
% .G
%
% */-&
&)&
$
' +
' .
' +&
' (
#
% .&$
9
% &/
.<$
4!2<
,&AND
.<"
% .&
% >-/
%
%
&
(
% (&
% (
% (&
% (
% 9$
' /
'
+
% >&
")
*3 N1G *6 N0G
% +&
% .
&
-
% 192
9
,&
% &9
ieee.std_logic_1164$
' 9 C
' 9 4
.
% 9 C;1NXGNZG2
$
3 9
*3 N1G * ,& NXG
*6 N0G NZG
% !&
% 9C
#
% 9 4B
$
3 .
) NUG !,3 NHG
G N-G !,6 NLG
*3 N1G !, ,& NWG
*6 N0G NZG
* ,& NXG
% (&
% (&
#
% *)94$
std_ulogic
std_ulogic_vector( <max> DOWNTO <min>)
?
std_logic
std_logic_vector( <max> DOWNTO <min> )
% ?
&
#
% 9&
9
) /
BIT >-
BIT_VECTOR >- -.
INTEGER >- -.
REAL *+
% >9&,&&
% >9
/
##
% .)
% <)
% &$
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY simple_buffer IS
PORT ( din : IN std_logic;
dout : OUT std_logic );
END simple_buffer;
#9
% )
% (
),&
% )4:
#
% &$
% /
&
#(
% &$
Q 102
KQ 1<02
R 12
S 1=2
% &$
T 1.2
9 1(2
U 12
K 12
#+
#-
#.
9
%
% +
% +
' (&
% */-99
,
' 99
,
' &-
9
% ,&
&$
!6 '"6
WHEN..ELSE IF..ELSIF..ELSE..END IF
% .
0&
% +-
0
9