Professional Documents
Culture Documents
Depletion region
form in the n-channel
near to the drain
side.
It is not large enough
to have any
significant effect.
As VDS increases, the reverse bias voltage from gate to drain (VGD)
increases and produces a depletion region large enough to offset the
increase in VDS.
The offset is enough to keep ID constant (between B and point C).
The region between points B and C is called the constant – current
region.
At point B, the drain-to-source (VDS) voltage is called the pinch-off
voltage (VP), the ID axis is labeled IDSS which stands for drain-to-
source current with gate shorted. Both values are specified in
data sheets.
Breakdown
Thus, VDD must be 10.72 V for the device to enter the constant current
area, i.e. to make VDS = VP.
Example
A particular p-channel JFET has a
VGS(off) = +4 V. What is ID when VGS = + 6 V?
Solution
Recall a p-channel JFET requires a positive gate-to-
source voltage. The more positive VGS, the less the
drain current.
When VGS = 4 V, ID = 0 (cutoff).
Any further increase in VGS keeps the JFET in cut
off, so ID remains at 0.
JFET Transfer Characteristic
For an n-channel JFET, VGS(off) is negative. The relation
between VGS and ID is known as the transfer characteristic curve
(taken from the drain characteristic curve ):
equation for the JFET transfer
characteristic curve
The equation for the JFET transfer characteristic curve is:
ID = IDSS
ID = (9 mA) = 6.89 mA
Since IG 0,
VG = IGRG = 0.
Now, IS produces a voltage drop across RS.
VS = ISRS = IDRS.
Then
VGS = VG – VS = 0 – IDRS = – IDRS.
Now,
VD = VDD – IDRD
Since VS = IDRS, the drain-to-source voltage is
VDS = VD – VS
= VDD – ID(RD + RS)
Example
VD = VDD – IDRD
= 15 V – (5 mA) (1.0 kΩ) = 10 V
Thus,
VDS = VD – VS
= 10 V – 1.1 V = 8.9 V
Since VG = 0 V,
VGS = VG – VS
= 0 V – 1.1 V = – 1.1 V
Setting the Q-point of a Self-
Biased JFET
The basic approach to establishing a JFET bias point is
to determine ID for a desired value of VGS or vice versa.
Then, calculate the required value of RS by using
RS = |VGS / ID|
The values of ID and VGS can be determined in two
ways:
1. Directly from the transfer characteristic curve or
2. From the transconductance equation ID = IDSS with
the values of IDSS and VGS(off) obtained from the
JFET data sheet.
Example
Determine the value of
RS (at VGS = −5 V)
required to self-bias an n-
channel JFET that has the
transfer characteristic curve
shown.
Solution
From the graph, ID = 6.25 mA at VGS = -5 V.
Then
RS = |VGS / ID| = 5 V / 6.25 mA = 800 Ω
Example
Determine the value of RS required to self-bias a p-channel
JFET with IDSS = 25 mA and VGS(off) = 15 V. VGS is to
be 5 V.
Solution
Use the square-law equation:
ID = IDSS
= (25 mA)[1–(5V/15V )]²
= 11.1 mA
Now determine RS:
RS = |VGS / ID|
= 5 V / 11.1 mA = 450 Ω
Midpoint Bias
It is desirable to bias a JFET near the midpoint of its transfer
characteristic curve where ID = .
VGS = 0.29VGS(off) =
From this VGS value, the required RS can be determined.
To set the drain voltage at midpoint i.e. , select a value of RD to produce
the desired voltage drop.
Choose RG arbitrarily large to prevent loading on the driving stage in a
cascade amplifier arrangement.
Example
Select resistor values for RD and RS for the circuit
below to set up an approximate midpoint bias. For this
particular JFET, the parameters are IDSS = 12 mA
and VGS(off) = −3 V.
Solution
For midpoint bias,
ID IDSS/2 = 6 mA
and
VGS VGS(off) / 3.4 = − 882 mV
Then,
RS = |VGS/ID|
= 882 mV / 6 mA = 147 Ω
From
VD = VDD − IDRD,
RD = (12 V − 6 V) / 6 mA = 1 k
Graphical Analysis of a Self-Biased
JFET
Find VGS at ID = 0,
VGS = −IDRS = (0)(470 Ω) = 0 V
ID = IDSS:
VGS = −IDRS
= −(10 mA)(470 Ω) = −4.7 V
Draw a line (dc load line)
connecting the two
points. Wherever the
load line intersects the
characteristic curve,
we have the Q-point
of the circuit.
Voltage – Divider Bias
The voltage at the source VS must be more
positive than the voltage at the gate VG in
order to keep the gate-to-source junction
reverse biased.
The source voltage is VS = ISRS. The voltage
at the gate is
Thus,
VGS = VG − VS = VG − ISRS
Solution
ID = (VDD – VD)/RD
= (12 V – 7 V) / 3.3 kΩ = 1.52 mA
VS = IDRS
= (1.52 mA) (2.2 kΩ) = 3.34 V
VG = [R₂/(R₁ + R₂)]VDD
= [(1 MΩ)/(7.8 MΩ)] 12 V = 1.54 V
VGS = VG – VS
= 1.54 V – 3.34 V = –1.8V
Graphical Analysis of a JFET with
Voltage-Divider Bias
The approach is similar to that in self-bias. In this case,
however, when ID = 0, VGS is not zero because the
voltage-divider produces a voltage at the gate
independent of the drain current.
For ID = 0,
VGS = VG
The next point taken to determine the dc load line in at
VGS = 0,
ID =
The center line in the circle represents the channel. The arrow, as usual,
points toward the n-type.
An n-channel MOSFET operates in the depletion mode (similar to that
of JFET) when a negative gate-to-source voltage is applied.
When a positive gate-to-source voltage is applied, the n-channel
MOSFET operates in the enhancement- mode.
The D-MOSFET can operate both in the enhancement and depletion
modes.
Depletion Mode
Negative voltage to the gate:
negative charges on the gate
repel the conduction electrons
from the channel, leaving the
positive ions in their place.
That decreases the conductivity of
the channel.
The greater the negative voltage on
the gate, the greater the depletion
of n-channel electrons.
At a sufficiently large gate-to-
source voltage VGS(off), the
channel is completely depleted and
ID becomes zero.
Just like the n-channel JFET, the
n-channel D-MOSFET conducts
drain current for gate-to-source
voltages between VGS(off) and
zero.
Enhancement Mode
Solving for K:
K= mA/V²
Thus,
ID =
= (6.17)(5 − 1)² = 98.7 mA
Handling precautions!!
The layer of SiO₂ that insulates the gate from the channel is extremely thin and
can be easily destroyed by static electricity. Hence, extra precautions must be
made in handling MOSFETs.
Since the gate of a MOSFET is insulated form the channel, the input resistance
is very high. The gate leakage current (IGSS) is in the pA range (compared to the
gate reverse current for a JFET which is in the nA range). An input capacitance
results from the insulated gate structure. Excess static charge can be
accumulated because of the combination of the input capacitance with the very
high input resistance (like a RC circuit). This can result in damaging the device.
Precautions for handling a MOS device include:
1. MOS devices should be shipped and stored in conductive foam. Do not use
styrofoam because it is the best static electricity generator ever devised.
2. All instruments and metal benches used in assembly or testing should be
connected to earth ground (third prong on 110 V wall outlets).
3. Assembler’s or handler’s wrist must be connected to earth ground with a length
of wire and a high value series resistor,
4. Never remove a MOS device (or any other device, for that matter) from the
circuit while the power is on.
5. Do not apply signals to a MOS device while the dc power supply is off.
MOSFET Biasing
D-MOSFET Biasing
Recall that D-MOSFET can be
operated with either positive or
negative values of VGS.
A simple bias method is to set VGS
= 0 so that an ac signal at the gate
varies the gate-to-source voltage
above and below this 0 V point.
A D-MOSFET with zero bias is
shown in the figure below. Since
VGS = 0, ID = IDSS as indicated.
The drain-to-source voltage is
expressed as
VDS = VDD − IDSSRD
Example
Determine the drain-to-source voltage given that VGS(off)
= − 8 V and IDSS = 12 mA.
Solution
The drain-to-source voltage is
VDS = VDD − IDSSRD
VDS = 18 V − (12 mA)(620 )
= 10.6 V
E-MOSFET Biasing
where ID= .
Example
Determine VGS and VDS for the E-MOSFET circuit in figure
below. Assume this particular MOSFET has minimum values
of ID(on) = 200 mA at VGS = 4 V and VGS(th) = 2 V.
Solution
In ac quantities,
.
Id
Id G D
D
G Vgs Vds
gmVgs rd
S
S
VDD
Exampl
RD
e IRD
Io
ID Vo
Ii D
G
Vi
S
RG
VGG
Id Io
Ii
G D
IRD,a
c
Vi RG gmVgs rd Vo
RD
S Zo
Zi
Equivalent circuit that represents the relationship
Id = gmVgs.
Av = −gmRd
There are two cases that Av can change:
Av=−
ID = IDSS
AC Equivalent Circuit
Replace the capacitors by shorts and the dc sources by a
ground.
AC Equivalent Circuit
Since the input resistance to a FET is very high, all of the
input voltage from the ac signal source appears at the gate
with very little voltage is dropped across the internal ac source
resistance:
Vgs = Vin
The gain is given by
Av =−gmRd.
Thus, the output voltage becomes:
Vout = Vds = AvVgs
= −gmRdVin
where Rd=RD||RL and Vin = Vgs.
Example
What is the total output voltage at the unloaded amplifier
shown below? Assume IDSS = 770μA and VGS(off) = –3
V.
Solution
First find the dc output current. We need to solve the quadratic
equation:
ID = IDSS
Then we get
AID² + BID + 1 = 0
and the solution is
ID = (20.2 mA, 0.54 mA)
With this value for the drain current, determine the value of the drain
voltage:
VD = VDD – IDRD
= 12 V – (0.5mA) (3.3 kΩ)
= 10.2 V
gm0 =
gm = =
= 432.7 μS
Finally, the ac output is
Vout = AvVin = −gmRDVin
= − (433 μS)(3.3 kΩ)(100 mV)
= − 143 mVrms