Professional Documents
Culture Documents
Modulation Trainer
ST2113
Learning Material
Ver 1.2
Safety Instructions
Read the following safety instructions carefully before operating the instrument. To
avoid any personal injury or damage to the instrument or any product connected to it.
Do not operate the instrument if suspect any damage to it.
The instrument should be serviced by qualified personnel only.
Introduction
ST2113, Differential Pulse Code Modulation Trainer is a manifestation of our
increasing efforts to present the modern technology in a best way to the people who
want to unfold the mysteries behind ever increasing communication super highway.
To present it in a best way the trainer incorporates the practical operating frequencies
for sampling, audio processing and data processing that are commonly used in our
public telephone networks.
ST2113, DPCM trainer comprises of following major blocks :
• Audio Signal generator (with sine and square wave output).
• Modulator block which consists of :
a. Difference amplifier with sign manipulation circuit
b. ADC
c. Parallel to serial converter
d. Sample Predictor
• Demodulator block which consists of :
a. Serial to parallel converter
b. Adder and subtractor units
c. Bus latches
d. DAC
e. Output Low pass filter
• Audio input processing circuit.
• Audio output processing circuit.
• Clock and entire control Signal section.
Features
• Onboard DPCM Transmitter and receiver
• Onboard Signal generator block
• Onboard Audio input & output processing circuits
• Clock and entire control Signal section
• Detailed signal processing circuit with complete data and control signal
flow
Technical Specifications
Signal generator block
Functions : Sine and Square
O/P frequency range : 300Hz to 3.4 KHz
Audio blocks : Audio I/P and O/P processing circuits
Control signals : R/W for ADC, reset. Latch enables, OEs.
Sampling frequency : 8 KHz
Total Bits per sample : 5 bits including sign bit
Bandwidth improvement
Compared to 8 bit PCM : 3 bits per sample
Interconnections : 2mm socket
Power Supply : ± 5V, ± 12V DC, 200mA
Dimensions (mm) : W325, H90, D255
Weight : 1 Kg. (approximately)
Theory
Pulse Code Modulation (PCM) is an extension of PAM wherein each analogue
sample value is quantized into a discrete value for representation as a digital code
word.
Thus, as shown below, a PAM system can be converted into a PCM system by adding
a suitable analogue-to-digital (A/D) converter at the source and a digital-to-analogue
(D/A) converter at the destination.
PCM is a true digital process as compared to PAM. In PCM the speech signal is
converted from analogue to digital form.
PCM is standardized for telephony by the ITU-T (International Telecommunications
Union - Telecoms, a branch of the UN), in a series of recommendations called the G
series. For example the ITU-T recommendations for out-of-band signal rejection in
PCM voice coders require that 14 dB of attenuation is provided at 4 kHz. Also, the
ITU-T transmission quality specification for telephony terminals requires that the
frequency response of the handset microphone has a sharp roll-off from 3.4 kHz.
In quantization the levels are assigned a binary codeword. All sample values falling
between two quantization levels are considered to be located at the centre of the
quantization interval. In this manner the quantization process introduces a certain
amount of error or distortion into the signal samples. This error known as quantization
noise is minimized by establishing a large number of small quantization intervals. Of
course, as the number of quantization intervals increase, so must the number or bits
increase to uniquely identify the quantization intervals. For example, if an analogue
voltage level is to be converted to a digital system with 8 discrete levels or
quantization steps three bits are required. In the ITU-T version there are 256
quantization steps, 128 positive and 128 negative, requiring 8 bits. A positive level is
represented by having bit 8 (MSB) at 0, and for a negative level the MSB is 1.
Pulse code modulation, more popularly known as PCM is the most widely used digital
modulation system. It is a widely known fact that the analog modulation systems are
most prone to the noise present in the channel and receiver. As we will see further that
the digital modulation systems are far less sensitive to noise as compared to analog
modulation. The basis of digital modulation systems lies on pulse modulation i.e. a
particular characteristic of the pulse is varied in accordance with the information
signal.
In Pulse Modulation, analog message is transmitted in discrete time. First of all,
sampling of the message signal should be performed. Considering the sampling
process, the sampled signal appears as a train of samples which is a form of PAM
(Pulse Amplitude Modulation) signal. When M levels are used to quantize this signal,
this modulation is called M-PAM. If those pulses were converted to digital numbers,
then the train of numbers so generated would be called as Pulse Code Modulated –
PCM signal. In PCM, modulation process is executed in three steps:
1. Sampling
2. Quantizing
3. Coding
These steps are shown in Figure 1 with a block diagram:
Figure 1
Theory of sampling:
The signals we use in the real world, such as our voice, are called "analog" signals.
To process these signals for digital communication, we need to convert analog signals
to "digital" form. While an analog signal is continuous in both time and amplitude, a
digital signal is discrete in both time and amplitude. To convert continuous time
signal to discrete time signal, a process is used called as sampling. The value of the
signal is measured at certain intervals in time. Each measurement is referred to as a
sample.
Principle of sampling:
Consider an analogue signal x(t) that can be viewed as a continuous function of time,
as shown in figure 3. We can represent this signal as a discrete time signal by using
values of x(t) at intervals of nTs to form x(nTs) as shown in figure 3. We are
"grabbing" points from the function x(t) at regular intervals of time, Ts, called the
sampling period.
Figure 4 depicts the sampling of a signal at regular interval (period) t=nTs where n is
an integer. The sampling signal is a regular sequence of narrow pulses δ (t) of
amplitude 1.Figure 5 shows the sampled output of narrow pulses δ (t) at regular
interval of time.
Fs > 2· Fmax
The frequency 2· Fmax is called the Nyquist sampling rate. Half of this value, Fmax, is
sometimes called the Nyquist frequency.
The sampling theorem is considered to have been articulated by Nyquist in 1928 and
mathematically proven by Shannon in 1949. Some books use the term "Nyquist
Sampling Theorem", and others use "Shannon Sampling Theorem". They are in fact
the same sampling theorem.
The sampling theorem clearly states what the sampling rate should be for a given
range of frequencies. In practice, however, the range of frequencies needed to
faithfully record an analog signal is not always known beforehand. Nevertheless,
engineers often can define the frequency range of interest. As a result, analog filters
are sometimes used to remove frequency components outside the frequency range of
interest before the signal is sampled.
For example, the human ear can detect sound across the frequency range of 20 Hz to
20 kHz. According to the sampling theorem, one should sample sound signals at least
at 40 kHz in order for the reconstructed sound signal to be acceptable to the human
ear. Components higher than 20 kHz cannot be detected, but they can still pollute the
sampled signal through aliasing. Therefore, frequency components above 20 kHz are
removed from the sound signal before sampling by a band-pass or low-pass analog
filter.
Nyquist Criterion
As shown-in the figure 6 the lowest sampling frequency that can be used without the
sidebands overlapping is twice the highest frequency component present in the
information signal. If we reduce this sampling frequency even further, the sidebands
and the information signal will overlap and we cannot recover the information signal
simply by low pass filtering. This phenomenon is known as fold-over distortion or
aliasing.
Figure 7(a)
Figure 7(b)
2. Natural sampling:
Figure 8
Figure 9
Note that due to the flat-top pulses, the spectrum of the sampled signal is distorted.
The narrower the pulse width lesser the distortion.
The original signal may be obtained by using a low-pass filter with a characteristic
which inverts the distortion.
Another important process in the PCM process is known as Quantization.
Sample & Hold circuit:
In electronics, a sample and hold circuit is used to interface real-world signals, by
changing analogue signals to a subsequent system. The purpose of this circuit is to
hold the analogue value steady for a short time while the converter or other following
system performs some operation that takes a little time.
Sampling mode:
In this mode, the switch is in the closed position and the capacitor charges to the
instantaneous input voltage.
Hold mode:
In this mode, the switch is in the open position. The capacitor is now disconnected
from the input. As there is no path for the capacitor to discharge, it will hold the
voltage on it just before opening the switch. The capacitor will hold this voltage till
the next sampling instant.
The 'hold' facility can be provided by a capacitor, when the switch connects the
capacitor to PAM output it charges to the instantaneous value.
A buffered sample and hold circuit consists of unit gain buffer preceding and
succeeding the charging capacitor. The high input impedance of the preceding buffer
prevents the loading of the message source and also ensures that the capacitor charges
by a constant rate irrespective of the source impedance see figure 11(a).
1. Aperture time:
The aperture time is defined as the delay time between the beginnings of the hold
command to the time the capacitor voltage ceases to follow the information signal.
Hence the hold value is different from the true sample value. The aperture time cannot
be reducing to zero because on application of finite time taken by a switch to close &
open on application of the hold signal. Therefore a small value of aperture time is
sought after.
2. Acquisition Time:
In sample mode, it takes finite time for the capacitor to charge to the information
signal value depending on the RC time constant. This is called as the acquisition time.
The acquisition time is dependent on the current flowing from the input buffer
through switch and hence on RC time constant. The maximum acquisition time occurs
when the capacitor voltage has to change by the full amplitude of the information
signal.
3. Droop Rate:
As it has been discussed earlier, the presence of leakage current through capacitor
dielectric to +ve input of succeeding buffer causes charge loss of capacitor. Hence the
voltage level at the output falls with in time. This rate of change of voltage with
respect to time dv/dt is known as droop rate. Over value of droop rate is desirable as
the circuit should be able to maintain the sample at a relatively constant level until the
next sample.
4. Feed Through:
At high frequencies, the stray capacitance within the switch causes some of the input
signal to appear at the output during the hold state (switch open). The fraction of input
signal appearing at the output of sample and hold circuit is called feed through.
The sample and hold feature provides both problem and benefit will be seen
afterwards.
Quantization:
In quantization the levels are assigned a binary codeword. All sample values falling
between two quantization levels are considered to be located at the centre of the
quantization interval. In this manner the quantization process introduces a certain
amount of error or distortion into the signal samples. This error known as quantization
noise is minimized by establishing a large number of small quantization intervals. Of
course, as the number of quantization intervals increase, so must the number or bits
increase to uniquely identify the quantization intervals. For example, if an analogue
voltage level is to be converted to a digital system with 8 discrete levels or
quantization steps three bits are required. In the ITU-T version there are 256
quantization steps, 128 positive and 128 negative, requiring 8 bits. A positive level is
represented by having bit 8 (MSB) at 0 and for a negative level the MSB is 1.
This is the process of setting the sample amplitude, which can be continuously
variable to a discrete value. Look at Uniform Quantization first, where the discrete
values are evenly spaced.
Uniform Quantization
We assume that the amplitude of the signal m(t) is confined to the range (-mp, +mp ).
This range (2mp) is divided into L levels, each of step size δ, given by
δ = 2 mp / L
A sample amplitude value is approximated by the midpoint of the interval in which it
lies. The input/output characteristic of a uniform quantizer is shown figure 14.
Figure 14
The conventional, practical digital-to-analog converter (DAC) does not output a
sequence of impulses (such that, if ideally low-pass filtered, result in the original
signal before sampling) but instead output a sequence of piecewise constant values or
rectangular pulses. This means that there is an inherent effect of the zero-order hold
on the effective frequency response of the DAC resulting in a mild roll-off of gain at
the higher frequencies (a 3.9224 dB loss at the Nyquist frequency). This zero-order
hold effect is a consequence of the hold action of the DAC and is not due to the
sample and hold that might precede a conventional ADC as is often misunderstood.
The DAC can also suffer errors from jitter, noise, slewing, and non-linear mapping of
input value to output voltage.
Each binary word defines a particular narrow range of amplitude level. The sampled
value is then approximated to the nearest amplitude level. The sample is then assigned
a code corresponding to the amplitude level, which is then transmitted.
This process is called as Quantization & it is generally carried out by the A/D
converter.
Figure 15
Quantization Noise
Figure 16
Quantization noise can be reduced by increasing the number of levels, hence reducing
the approximation. But it can never be eliminated. Increasing the number of levels to
reduce quantization noise has the effect of increasing the number of bits. But nothing
comes without price. Increasing the number of bits to represent a sample increases the
system's bandwidth requirement.
b. Finite sampling time of A/D converter :
Another problem associated with quantization is that the A/D Converter requires
finite time to convert the analog information to digital data. The A/D Converter
requires that the value at its input, remain unchanged till the conversion is complete.
But in practice, the duration of sampled pulse is much smaller than the A/D
converter's sampling time.
Table 1
(Decimal) numbers 0 to 3; we need only two binary digits k1 and k0. For the eight
(decimal) numbers from 0 to 7 we require only three binary places, and so on. In
general, if M numbers 0, 1, M - 1 are to be represented, then an N binary digit
sequence kN-1 ... k0 is required, where M = 2N.
burden on this quantizer is that for each pulse interval it has only to make the
relatively simple decision of whether a pulse has or has not been received or which of
two voltage levels has occurred. Suppose the quantized sample pulses had been
transmitted instead, rather than the binary-encoded codes for such samples. Then this
quantizer would have had to yield, in each pulse interval, not a simple yes or no
decision, but rather a more complicated determination about which of the many
possible levels had been received. In the example of figure 21, if a quantized PAM
signal had been transmitted, the receiver quantizer would have to decide which of the
levels 0 to 7 was transmitted, while with a binary PCM signal the quantizer need only
distinguish between two possible levels. The relative reliability of the yes or no
decision in PCM over the multi valued decision required for quantized PAM
constitutes an important advantage for PCM.
The receiver quantizer then, in each pulse slot, makes an educated and sophisticated
estimate and then decides whether a positive pulse or a negative pulse was received
and transmits its decisions, in the form of a reconstituted or regenerated pulse train, to
the decoder. (If repeater operation is intended, the regenerated pulse train is simply
raised in level and sent along the next section of the transmission channel.) The
decoder, also called a digital-to-analog (D/A) converter, performs the inverse
operation of the encoder. The decoder output is the sequence of quantized multilevel
sample pulses. The quantized PAM signal is now reconstituted. It is then filtered to
reject any frequency components lying outside of the base band. The final output
signal m'(t) is identical with the input m (t) except for quantization noise and the
occasional error in yes-no decision making at the receiver due to the presence of
channel noise.
In telephony, a standard audio signal for a single phone call is encoded as 8000
analog samples per second, of 8 bits each, giving a 64k bit/s digital signal known as
DS0. The default signal compression encoding on a DS0 is either μ-law (mu-law)
PCM (North America and Japan) or a-law PCM (Europe and most of the rest of the
world). These are logarithmic compression systems where a 12 or 13 bit linear PCM
sample number is mapped into an 8-bit value. This system is described by
international standard G.711.
Differential (or Delta) pulse-code modulation (DPCM) encodes the PCM values as
differences between the current and the previous value. For audio this type of
encoding reduces the number of bits required per sample by about 25% compared to
PCM. Adaptive DPCM (ADPCM) is a variant of DPCM that varies the size of the
quantization step, to allow further reduction of the required bandwidth for a given
signal-to-noise ratio. Where circuit costs are high and loss of voice quality is
acceptable, it sometimes makes sense to compress the voice signal even further. An
ADPCM algorithm is used to map a series of 8 bit PCM samples into a series of 4 bit
ADPCM samples. In this way, the capacity of the line is doubled. The technique is
detailed in the G.726 standard. Later it was found that even further compression was
possible and additional standards were published. Some of these international
standards describe systems and ideas that are covered by privately owned patents and
thus use of these standards requires payments to the patent holders. Some ADPCM
techniques are used in Voice over IP communications.
sample and hold circuitry holds the result of that comparison Δ (t) for the duration of
the interval between sampling times. The quantized generates the signal So (t) = ΔQ
(k) both for transmission to the receiver and to provide input to the receiver
accumulator in the transmitter. In a practical system the quantized differences would
first be encoded into a binary bit stream before transmission and decoded at the
receiver. For simplicity the encoder and decoder are not included in the above figure
22.
It needs to be emphasized that the basic limitation of the scheme we have just
described is that the transmitted differences are quantized and are of limited
maximum value. The quantization means that almost never will the increment ΔQ (k)
added to m (k) make m’ (t) precisely equal to m (t). The limitation on the maximum
value of (k) means that when m (t) changes monotonically at a rapid rate, m’ (t) may
simply not be able to keep up.
Need for a Predictor:
The DPCM scheme we have described in this section turns out, as a matter of
practice, not to be effective. When the sampling rate is set at the Nyquist rate it
generates unacceptably excessive quantization noise in comparison to PCM. The
quantization noise can be reduced by significantly increasing the sampling rate. With
increased rate the differences from sample to sample are smaller and the rate of
producing large quantization errors is reduced. Suppose, then, that in DPCM we
increase the sampling rate, above the Nyquist rate, to the point where we get a quality
of sound transmission, which is comparable to that, available from PCM operating at
the Nyquist rate. Then again it turns out that DPCM is at a disadvantage because it
has been demonstrated that the bit rate of DPCM (bits per sample x sample rate)
exceeds that required for PCM.
The situation in DPCM can be improved by recognizing that there is a correlation
between successive samples of the signal m (t) and of Δ (t) if the signal is sampled at
a rate exceeding the Nyquist rate. Hence a knowledge of past sample values or
differences allows us to predict, with some probability of being correct, the range of
the next required increment. To take advantage of this correlation, a predictor is
included in the DPCM system shown in figure 22 the predictor will generally be a
moderately sophisticated system; it will need to incorporate the facility for storing
past differences and for carrying out some algorithm to predict the next required
increment.
Altogether, the quality of voice or video transmission using DPCM can be made
comparable to that of PCM by increasing the sampling rate (which reduces the
differences and increases the correlation between samples) and by using a predictor.
Most importantly, by these expedients, DPCM can operate at approximately one-half
of the bit rate of PCM with a consequent saving of spectrum space.
Practical Considerations:
In PCM system we use 8 bits per samples, so if 8 KHz is the sampling frequency then
64K bits/s is the bandwidth requirement. If we can reduce number of bite per sample
and keep sampling frequency same, it will effectively reduce bit rate of the system
and hence the bandwidth required for the transmission. In DPCM we transmit the
difference between previous sample and current sample instead of transmitting exact
sample value every time. Naturally the difference between the two consecutive
samples is less than the sample value itself. So it requires less numbers of bits to
quantize the difference signal.
In ST2113 we used 4 bits for quantizing the difference and 1 bit for positive or
negative difference indication. So, overall 5 bits per sample are transmitted.
Sampling frequency is fixed and is 8 KHz. Both transmitter and receiver are designed
on the same board. In actual practical system we have to duplicate receiver at
transmitting end itself. This receiver consists of an accumulator and a predictor with
associated computing circuitry. The output of this receiver is the predicted output
computed with the help of the accumulator. Now this predicted output and the original
modulating signals are fed into the input terminals of the difference amplifiers. At the
O/P of subtractor (or difference amplifier) we get the difference between the previous
sample and current value of the signal at the sampling instance. This can be positive
or negative depending upon their relative amplitudes. A sign bit is generated
accordingly using a comparator. If difference is positive i.e. current value is more than
the predicted value a ‘0’ (or low signal) is generated, and if the difference is negative
a high signal (or logic‘1’) is generated. This sign signal is also send together with the
quantized difference signal.
In either case input to A/D should be positive. For this purpose two channels of A/D
are used & giving the sign bit to the control input of multiplexer of ADC makes
selection of particular channel. The negative difference signal is first inverted to
positive and then applied to the second channel of the multiplexer. The first channel is
being fed with positive polarity difference signal directly. Now as per the nature of
difference signal i.e. positive or negative the input to the ADC is positive always but
the sign bit later on as to differentiate between the positive and negative sampled
values controls the rest of the processing.
Only four least significant bit values of the ADC are used for the conversion purpose
since the value of difference signal between present and previous sampled signal is
always less than the individual sampled value and hence only few numbers of bits are
suffice to quantize the difference. Rest of the MSBs are used to limit the output by
generating a control signal which will either keep on adding or subtracting the
samples difference until the difference between predicated and present samples comes
within the specified limits.
The outputs of ADC together with the sign bit are then passed to the parallel to serial
converter. After the serial conversion we are ready to transmit it through the
communication channel and to the input of duplicated receiver at the transmitting end
as well.
At the receiver end all the received serial bits are fed to the serial to parallel converter.
After getting the parallel bits these are fed simultaneously to the adder and subtractor
block, which are the part of signal processing circuit. Activation of particular block is
decided by the nature of the sign bit. If the present sample value is less than the
previously stored sample the difference would be positive and thus resulting in a high
sign bit value. This high sign bit will activate the adder unit and the difference value
will get added to the previous sampled value and the process keep going like this until
the present sample value exceed the previous sample value. In that case the difference
would be negative and hence the subtractor unit gets activated thus causing the
present value to get subtracted from the previously stored sample value. The whole
process is such that it keeps tracking the input signal and thus the stored values
replicate the input signal in discrete fashion. The stored samples are then converted
into analog form through D to A converter. The output of this converter is then fed to
an output low pass filter and to the “predicted O/P” input of the DPCM transmitter.
(i) Serial to Parallel converter: The serial to parallel converter at the receiver
end converts the received data bits into parallel form. The clock signal used
here is same as used in P/S conversion at the transmitter. After S/P
conversion, out of five received bits, sign bit is sent to control circuitry and
rest four bits are sent to the signal processing section.
(ii) Adder and Subtractor section: This section does the main computational
task. The circuitry adds or subtracts the incoming coded difference signal
from the difference signal, which in this case is the output of sign bit
generator that has been extracted out through S/P conversion. Actually this
sign bit enables or disables the adder or subtractor block based on whether it
is ‘0’ or ‘1’ at that particular instant.
(iii)Data Latches: These latches act in dynamism to store and forward he
processed data to next sections.
(iv) DAC: DAC converts the digitally processed data back into analog form..
The data available at the output of the latches after addition or subtraction of
the differentially encoded data from the previously stored data goes to the
input of DAC.
(v) Output LPF: The output LPF filter the output obtained from the ADC and
thus reduces the quantization noise and smoothened the signal.
(e) Audio Input circuit: This is basically an audio amplifier which amplifies the
output of an audio input transducer (e.g. mic). The electrical form the audio then
can be used as a test signal to check the capability of the system for faithful
transmission of the voice signal through DPCM process.
(f) Audio output circuit: The audio output amplifier amplifies the output of LPF
and then this output can be fed to an audio transducer such as headphone to get
the audio output back.
Experiment 1
Objective: Study of Differential pulse code modulation and Demodulation
Technique
Equipments Required:
1. ST2113 DPCM Trainer with power supply cord
2. CRO with connecting cable
3. Connecting Cords
Connection Diagram:
Procedure:
1. Connect the sine wave output of the audio signal generator to one of the inputs
of the difference amplifier as shown in the figure 1.1.
2. Connect the output of the difference amplifier to the input of the ADC.
3. Connect the output of parallel to serial converter to the input of serial to
parallel converter of the receiver accumulator.
4. Connect the output of the DAC to the other input of the difference amplifier as
shown in the above figure 1.1.
5. Now switch ‘On’ the power supply. Observe the sine wave output of the sine
wave generator on the CRO. Adjust the frequency of sine wave at 1 KHz.
6. Observe the signal at the output of DAC. You will see the stair case
approximation of the input signal at the output of DAC. Also observe the
output of low pass filter and see that it is nearly same as the input signal.
7. Now observe various controls and clock signal shown in the control and clock
section and try to relate these signals with the timing diagram of figure 1.2.
8. Note that the sampling starts with the R/W signal pulse that has a frequency of
8 KHz. For a small duration when pulse is high, ADC reads the input port and
for the rest of the low period it provides this data at the output of the ADC.
9. Now observe the clock and reset signal of the parallel to serial converter.
Observe that for the time period when reset is low, exactly five clock pulses
shift the content of the shit register.
10. Observe the LE2 and OE 2of previous data latch and relate them with timing
diagram of figure 1.2.
11. You may find it difficult to appreciate the entire control signals
simultaneously with a normal two channels CRO but nevertheless an intuitive
sense of relative time based occurrences of all these signals can make the task
easier. You can see all these signals simultaneously on the screen with the help
of logic analyzer too.
12. Also it is to be taken into consideration that the data flow through the entire
system is fast enough random as well so it is not feasible to observe the data
exactly at any point. But still you can have an overview of the data statistics at
any test point of the data bus.
Figure 1.2
Observations:
Conclusion:
Questions:
1. Define DPCM?
2. What are the limitations of PCM system?
3. What is the function of Predictor?
4. What is the function of differential amplifier?
5. Differentiate between PCM and DPCM?
Experiment 2
Objective: To verify experimentally that DPCM is a differentiation process.
Equipments Required:
1. ST2113 DPCM Trainer with power supply cord
2. CRO with connecting cable
3. connecting Cords
Connection Diagram:
Procedure:
1. Connect square wave output of the signal generator to one of the input of the
difference amplifier.
2. Make rest of the connections as per the procedure given in the previous
experiment. You can refer to the figure 2.1 while making connections.
3. Switch ‘On’ the power supply and Set the frequency of square wave around 1
KHz.
4. Connect the square wave output and the filtered output (after DAC) to the
CRO channels and see the waveform in dual trace mode.
5. Observe that corresponding to rising and falling edges of the square wave we
get positive and negative impulses in the demodulated waveform as shown in
the figure 2.2 given below.
Conclusion:
Questions:
1. What is the bandwidth requirement for DPCM?
2. Draw the block diagram of DPCM?
3. What are the draw backs of DPCM?
4. What is slope overload?
5. How slope over loading can be reduced?
Experiment 3
Objective: To establish voice link using DPCM Technique
Equipments Required:
1. ST2113 DPCM Trainer with power supply cord
2. CRO with connecting cable
3. Connecting Cords
Connection Diagram:
Procedure:
1. Connect microphone jack to the input socket of the Audio I/P circuit.
2. Connect the O/P of the Audio I/P Circuit to one of the input of the difference
amplifier as shown in the figure 3.1.
3. Connect the output of difference amplifier to the ADC input.
4. Connect the output of parallel to serial converter to the serial parallel converter.
5. Connect the output of DAC to the other input of difference amplifier.
6. Connect the output of low pass filter to the input of Audio O/P circuit.
7. Connect the output socket of the Audio O/P circuit to the headphone/speaker.
8. Now switch ‘On’ the power supply.
9. Verify that voice link has been established. Also verify that the main
articulations of voice (or intelligibility of voice) are being properly carried out
through the system.
10. Use the microphone and the headphone supplied with the instrument only.
11. You can also test signals at various test point with a CRO prob.
12. The data, which has to be transmitted to the communication channel, is the
serial data present at the output of parallel to serial converter.
Observations:
Conclusion:
Questions:
1. Define the frequency band for voice?
2. What is the function of microphone?
3. Explain the voice communication process using DPCM technique?
4. Why low pass filter is used for reconstruction of signals?
5. What is the function of quantizer?
appears to be random in the sense that the binary values and groups or runs of the
same binary value occur in the sequence in the same proportion they would if the
sequence were being generated based on a fair "coin tossing" experiment.
10. What are the uses of Pseudo-random Noise (PN) sequence?
Ans: They can be used to logically isolate users on the same frequency channel. They
can also be used to perform scrambling as well as spreading and dispreading
functions.
11. Draw the block diagram and explain how PN sequence can be generated?
Ans: A PN generator is typically made of N cascaded flip-flop circuits and a specially
selected feedback arrangement as shown below.
Figure
The flip-flop circuits when used in the cascaded manner is called a shift register, since
each clock pulse applied to the flip-flops causes the contents of each flip-flop to be
shifted to the right. The feedback connections provide the input to the left-most flip-
flop. With N binary stages, the largest number of different patterns the shift register
can have is 2N. However, the all-binary-zero state is not allowed because it would
cause all remaining states of the shift register and its outputs to be binary zero. The
all-binary-ones state does not cause a similar problem of repeated binary ones
provided the number of flip-flops input to the module 2 adder is even. The period of
the PN sequence is therefore 2N-1, but IS-95 introduces an extra binary zero to
achieve a period of 2N, where N equals 15.
12. Write the advantages and disadvantages of Digital modulation system?
Ans: Advantages of digital modulation system:
a. Noise & Distortion :
a. Pulse which becomes distorted by the addition of noise can be reshaped at
the regenerators installed at pre-determined intervals along the link. Thus
within certain threshold the error will not creep in.
b. Multiplexing :
a. The information once sampled & coded can be multiplexed in time
domain, i.e. the coded information from different sources can be sent, one
after another, if it can be re-routed to the corresponding channels at the
receiver.
b. The information is coded in binary form, the source of information /
sample, becomes unimportant. Therefore many different sources such as
telephone, facsimile, telegraphy and video cap are transmitted over same
channel & circuitry.
c. Store & forward (S & F) facility :
a. That information which has been binary coded in digital format can be
easily stored in the computer or memory elements, & information can be
forwarded at the desired time. It is required at the time of channel
congestion. The message can be stored in memory. Once the channel
becomes clear, the message can be forwarded to the called party.
d. Encryption & security :
a. The digital devices today are capable of high grade encryption. The data
can not be correctly interpreted if the receiver has no proper decoder.
Hence the digital communication can be highly secured.
e. Power requirement :
a. To transmit the digital data over the same channel requires less signal
power than that would be required for same performance of the receiver
for analog systems.
Disadvantages of digital modulation communication system:
a. Band with requirement :
The digital communication systems need very large bandwidth as compared to
its analog counter part.
b. Complexity :
The digital transmitter & receivers is the complex due to the requirement of
highly reliable timing information. This adds to complexity as well as to the
cost of the communications system. With the advent of new technology, the
digital circuits / IC's are becoming more and cheaper still prices are slightly at
the higher side. But the advantage offered by the digital techniques far over
weighs this consideration.
13. How many methods are there to transmit the data from one place to other?
Ans: There are two methods for sending digital data over a distance, namely
a. Parallel transmission
b. Serial transmission
14. Describe the use of serial and parallel transmission?
Ans: In short distance communication like inside terminal equipment or two
computer terminals located near each other, the signals are passed in parallel, format
over parallel wires. Thus the signal in the form of a word is passed. This mode is
faster.
For long distances, even more than few feet’s, this is uneconomical & inefficient way
of transmission. It is a wasteful of transmission media as each bit requires a separate
link. Therefore the digital signals are transmitted serially over a single link.
voltage on it just before opening the switch. The capacitor will hold this voltage till
the next sampling instant.
22. How aliasing is removed?
Ans: Aliasing is removed by simply filtering out all the high frequency components
before sampling.
23. List methods to avoid aliasing?
Ans: To avoid the aliasing there are two approaches:
1. To raise the sampling frequency to satisfy the sampling theorem,
2. The other is to filter off the unnecessary high-frequency component from the
continuous-time signal. We limit the signal frequency by an effective low pass filter,
called anti aliasing pre filter, so that the remained highest frequency is less than half
of the intended sampling rate. If the filter is not perfect we must give some allowance.
24. What are active and passive filter?
Ans: filter is a network designed to pass signals having frequencies within certain
bands (called pass bands) with little attenuation, but greatly attenuates signals within
other bands (called attenuation bands or stop bands).
A filter network containing no source of power is termed passive, and one containing
one or more power sources is known as an active filter network.
Warranty
1. We guarantee this product against all manufacturing defects for 24 months from
the date of sale by us or through our dealers. Consumables like dry cell etc. are
not covered under warranty.
2. The guarantee will become void, if
a) The product is not operated as per the instruction given in the Learning
Material
b) The agreed payment terms and other conditions of sale are not followed.
c) The customer resells the instrument to another party.
d) Any attempt is made to service and modify the instrument.
3. The non-working of the product is to be communicated to us immediately giving
full details of the complaints and defects noticed specifically mentioning the
type, serial number of the product and date of purchase etc.
4. The repair work will be carried out, provided the product is dispatched securely
packed and insured. The transportation charges shall be borne by the customer.
List of Contents
1. Mains Cord ............................................................................................... 1 No.
2. 2MM Patch Cords (16”). ........................................................................ 5 Nos.
3. Microphone .............................................................................................. 1 No.
4. Headphone ................................................................................................ 1 No.
5. Learning Material (CD) ............................................................................ 1 No.