Professional Documents
Culture Documents
01 Introduction
01 Introduction
Introduction 2 of 22
Course Objectives
1. To know how to design and develop complex digital
systems onto the reconfigurable devices such as Field
Programmable Gate Arrays (FPGA).
2. To enable the student to have command on
a) Verilog HDL to model a digital circuit.
a) Combinational
b) Sequential
c) FSM
d) FSMD
b) Understanding of Internal Architecture of FPGA.
c) FPGA Design flow to port the Verilog HDL on FPGA
Course Material
1. Course Books
a) FPGA Prototyping by Verilog Examples by Pong. P . Cho.
b) FPGA Based System Design by Wayne Wolf
2. Reference Books
a) Verilog HDL: A Guide to Digital Design and Synthesis by
Samir Palnitkar.
b) Advanced Digital Design with the Verilog HDL by Michael D.
Ciletti
Outline
• Why VLSI
• Moore’s Law
• Why FPGA
• FPGA System Design Process
Outline
• Why VLSI
• Moore’s Law
• Why FPGA
• FPGA System Design Process
Why VLSI
• Integration improves the design:
– lower parasitics = higher speed;
– lower power;
– physically smaller.
• Integration reduces manufacturing cost-
(almost) no manual assembly.
• Microprocessors:
– personal computers;
– microcontrollers.
• DRAM/SRAM/flash.
• Audio/video and other consumer systems.
• Telecommunications.
• Types of ASIC
– Programmable ASIC (Processors)
– One can change the application function by
changing S/W.
– Non programmable ASIC (e.g. Graphic
Accelerator)
– Once manufactured one can not change its
function.
Outline
• Why VLSI
• Moore’s Law
• Why FPGA
• FPGA System Design Process
Moore’s Law
Moore’s Law
Moore’s Law
Outline
• Why VLSI
• Moore’s Law
• Why FPGA ?
• FPGA System Design Process
LE LE
Interconnect
LE LE
network
LE LE
Outline
• Why VLSI
• Moore’s Law
• Why FPGA ?
• FPGA Based System Design Process
3
Translate
4