Professional Documents
Culture Documents
Prardiva Mangilipally
ARMv2
ARM2, First commercial chip
Included 32-bit result multiply instructions /
coprocessor support
ARMv3
ARM6, 32 bit addressing, virtual
memory support
Optimised for code density from C code (~65% of ARM code size)
Improved performance from narrow memory
Subset of the functionality of the ARM instruction set
Core has additional execution state - Thumb
Switch between ARM and Thumb using BX instruction
31 0
ADDS r2,r2,#1
For most instructions generated by compiler:
32-bit ARM Instruction
Conditional execution is not used
Source and destination registers identical
Only Low registers used
Constants are of limited size
1 0 Inline barrel shifter not used
5 ADD r2,#1
16-bit Thumb Instruction
10 ELEC8200-001: Mangilipally: ARM Core Fall 2008
ARM Interface Signals (1/4)
mclk A[31:0]
clock
control wait
Din[31:0]
eclk
configuration bigend Dout[31:0]
CPU Core
– Consists of the ARM MMU
instruction & ARM7TDMI
data cache
processor core and some EmbeddedICE
& JTAG
tightly coupled function blocks
– Cache and memory
address
physical
instructions & data
management blocks
write
– E.g.: ARM710T, ARM720T, buffer CP15