Professional Documents
Culture Documents
PLTW Engineering
Digital Electronics
Activity 2.2.3 Universal Gates: NOR
X
ZXYX Y
Y
X Y Z
0 0 1
0 1 0
1 0 0
1 1 0
X X X (Before Bubble)
X ZX
X Z
0 1
1 0 Equivalent to Inverter
XY
X
Z XY XY
Y
X Y Z
0 0 0
0 1 1
1 0 1 Equivalent to OR Gate
1 1 1
X Y
ZXYXYXY
Y
X Y Z
0 0 0
0 1 0
1 0 0 Equivalent to AND Gate
1 1 1
AND OR INVERTER
BC A C
BCBCBC
C
B BCA C
C
Z BCA C
BCA C
A
ACACAC