You are on page 1of 4

Yarmouk University

Hijjawi Faculty for Engineering Technology


Computer Engineering Department
Digital Logic Lab CPE231
Fall 2010
Task03 - Designing with Decoders

Prelab:

Study the data sheets of 74ls138 (3-to-8 decoder). Note that the 74LS138 has 3 enable inputs: G1,
G2A, and G2B.

1- Design a logic circuit that for the following function using 3-to-8 decoder and a minimum
number of two input gates. show pin-numbering for IC's and gates you draw

F(x, y, z) = ∑ (1, 2, 4, 5)

Logic diagram for part 1


2- Design a 4–to-16 decoder using only two 74LS138 IC’s. Draw your design and use circuit
maker to verify its correctness. Show pin-numbering for IC’s you draw.

Logic diagram for part 2


3- Design a logic circuit that for the following function using 4-to-16 decoder you designed in part
2 and a minimum number of two input gates. Show pin-numbering for all IC’s and gates you
draw.

F(w, x, y, z) =∏ ( 0,3 , 5,6, 8, 10,11,13,14,15)

Logic diagram for part 3


Post_Lab:
1. Implement your design in part 1 on the bread board of your kit and verify its correctness.

2. Implement your design in part 2 on the bread board of your kit and verify its correctness.

3. Implement your design in part 3 on the bread board of your kit by adding more logic to the
circuit you built in part 1.

You might also like