Professional Documents
Culture Documents
General Instructions to Students 1. On the very first day of the lab familiarize yourself with the power supply, function generator, oscilloscope, bread board, and digital multimeter (DMM). You may request for the copies of respective manual. You may also request the Teaching Assistant or the instructor to guide you in learning these basic operations. 2. With the help of DMM learn to check the diode and transistors and to measure the value of resistance. 3. The instruction manual provides the necessary information to perform the experiments. However alternate circuits exist for most cases and students are encouraged to try out circuits other than given in this manual (with prior permission from the instructor). The procedure given is brief. Instructions given in italics are for self-study. Do try them if you want proficiency in electronic circuitry. 4. Before attending the lab read the instruction manual THOROUGHLY and CAREFULLY for analyzing the circuits to be used. You should consult any of the good text or reference books on the subject in advance. This will help you to have tentative estimates of the voltages and currents you are going to handle and enable you to set the measuring instrument without trouble. 5. Derive the relevant formula or workout the relevant waveforms expected from the experiment. 6. You should bring with you sufficient number of A4 size white papers, graph sheets, tracing paper, for compiling the report and other stationery items required for data recording and analyses. 7. The format of the report should be: (a) Name Roll No. Date of Experiment (b) Experiment title: (c) Objective/Aim: (d) Formulas, if any, with brief description (e) Equivalent Circuit(s) if necessary (f) Expected waveform as a function of input if applicable (g) Observation Table(s) (h) Input/Output waveform traces wherever necessary (i) Graph(s) with proper labeling (j) Calculations, if any (k) Summary of results (l) Brief discussion of results (m) Suggestion(s) / New circuit idea pertaining to the experiment / Specific precautions 8. You are expected to come prepared with points (a) to (f) of above and get it signed by the instructor before starting the experiment. Five marks are reserved for the same. 9. You have to complete the report and submit in your FOLDER FILE on the scheduled date of experiment 10. Observations should be signed by either TA or the instructor available PH411 2007 2 Electronics Laboratory M.Sc. I
11. The performance in this course will be evaluated on the basis of DAY-to-DAY lab activities, a theory exam / Quiz, and the final end-semester exam. (40 Marks are for lab reports, 10 marks for Viva, 20 marks for theory exam/Quiz and 30 marks for the endsemester exam). 12. Any kind of feedback on the improvement of this course is always welcome. With best wishes, Pratima Agarwal Bipul Bhuyan Dipak Kumar Goswami (Instructors PH 411)
PH411 2007
Circuit diagrams:
470/2W
ZENER V mA
Procedure:
(1) I-V characteristics of a reverse bised zener diode: Wire up the circuit shown in figure 1.1
Vary the input voltage in short steps and record the output voltage and current for each value of input voltage. Plot the Iout versus Vout characteristics. (2) Voltage regulation behavior: Connect the circuit shown in figure 1.2. Keep the load resistance RL at 3.3 k. Vary the input voltage in short steps and record the voltage across the zener and current flowing through the zener. Repeat the above step for various RL values. Plot the relevant graphs. 470/2W
+ V
ZENER 3.3k mA V
` Fig: 1.2 Voltage regulation by Zener diode Learn to identify the p and n side of a diode.
PH411 2007
10k
100uF +
1000 Hz
V0
+
1000 Hz
100k
To OSC
PROCEDURE (3) Clipper Circuit: Connect the single diode clipper circuit as shown in Fig.1.3. Set sine wave input signal with peak to peak voltage Vpp= 20V and frequency of 1 kHz. Trace the output signal by varying the bias voltage Vi from 0 to 5 V in a step of 1V. Tabulate the peak voltage of input signal and positive and negative peak voltages of output signal. Repeat the measurements for various Vpp settings. (4) Clamper Circuit: Connect the positive clamping circuit as shown in fig.1.4. Trace the input and output waveforms for the input voltages Vi = 10 and 20 Vpp at a frequency of 1 kHz. (5) Explain all the results qualitatively.
Try Out:
1. Construct and study a Variable level clamping circuit
PH411 2007
2. Rectification of AC signal
Aim: To construct Half wave, Full wave and Bridge Rectifier circuits using diodes. Equipment & components required: Step down transformer with centre tap (12-0-12V) or (9-0-9V), C.R.O., diodes, capacitor and resistors, regulator chips (IC 7809 and IC 7909).
Circuit diagrams:
PH411 2007
1N4007
7809
1
100uF 1N4007 1N4007
3 2
100uF 1N4007
1
7809
Fig: 2.3 Regulated Dual Power Supply using bridge rectifier circuit
Procedure:
1. Make the full wave rectifier circuit as shown in the fig.2.1. Measure the input peak to peak voltages using the oscilloscope. Trace the output signal across the resistor using the oscilloscope. Measure the peak voltage of output signal. 2. To study the effect of capacitive filter, make the circuit as shown in fig.2.2. Trace the output both with the capacitor disconnected and connected. Measure the dc voltage across the output using a voltmeter. Discharge the capacitor before every use. 3. Connect the dual power supply circuit as shown in fig. 2.3. 78xx and 79xx series ICs are positive and negative voltage 3-pin regulators respectively. Measure the wave forms at the input and output (both the positive and negative voltages).
Try Out:
1. Try to modify the circuit in fig. 2.3 to produce on output that gives variable + Ve or Ve regulated outputs. Read the manufacturers manual on 3-pin regulator chips. 2. Construct and study a voltage doubler circuit
PH411 2007
Aim: 1. To study the input and output characteristics of a PNP/ NPN transistors in common base OR common emitter configurations. 2. To obtain the drain characteristics of a JFET. Equipment: Power Supply (0-15V), DMMs (0 to 15V) and components. Circuit Diagrams:
mA Q1 PNP mA
VEE +
VEB
VCB
Vcc
mA uA Q2 PNP
VBB
VBE
+
VEC
Vcc
PH411 2007
mA
D G
100k
S VDS
+
1k
VGS VGG
+
VDD
Fig: 3.3 JFET circuit for drain characteristics Observation: 1. Using the given PNP/NPN transistor make the CB/CE circuit as shown in Fig. 3.1/3.2. Before starting the experiment, adjust the power supply such that IE is in the measurable mA range with VEE=1V. Set both the voltage sources VCC and VEE to 0 V. Make sure that both IE and IC are zero. If IE is not zero, short the emitter-to-base terminal. Under this condition, vary the collector terminal voltage VCC step by step from 0 to 10V. For each VCC setting, measure the collector current IC and collector-to-emitter voltage VCB. Tabulate the readings. Repeat measurement for different values of emitter current say IE =5, 10, 15, 20 mA etc. The emitter current IE can be set by varying the emitter bias VEE to a maximum extent of 2V. Plot IC VS VCB for different IE. 2. To study the input characteristics of the CB configuration given in Fig. 3.1, set both the voltage sources VCC and VEE to zero. By varying IE from 0 to 30 mA in steps, record the emitter-to-base voltage VEB. Tabulate IE versus VEB data. Variation of IE is possible by varying the emitter source voltage VEE. Repeat the above measurements for different values of collectorto-base voltage VCB (say, 0 to 10V) by varying VCC in steps. Plot the input characteristics (VEB versus IE) for different values of VCB . From the plots determine the current gain . 3. Make the common emitter (CE) circuit as shown in Fig. 3.2. Measure the output characteristics i.e. IC versus VCE for different values of base currents IB = 0, 0.05, 0.1, 0.15, 0.2 mA. Do not exceed VCE beyond 10V. Similarly measure the input characteristic IB versus VBE for VCE =0, 0.3, 0.4, 0.6, 0.8 and 1V. Plot the input and output characteristic curves for CE configurations. From the plots determine the current gain . Draw the static load line and determine the Q point. Obtain transfer characteristics ie., IB vs. IC and determine current gain . 4. To study the I-V characterization of the JFET, make the circuit as shown in Fig.3.4. Initially set VGS to zero, by shorting the gate-to-source terminals or by setting VGG=0. By varying the bias voltage VDD from 0 to 15V in steps, measure the drain current ID as a function of the voltage drop across drain to source, VDS. Repeat the above ID versus VDS measurements for different values of VGS namely VGS = + 0.5, -0.5, -1, -1.5, -2.0 (negative sign implies the reverse biasing of gate terminal). Plot ID versus VDS for different values of VGS. Determine the pinchoff voltage from the plots and the safe limit of VDS. Compile your results and discuss the properties of the CB OR CE configurations from data obtained from your experiments.
Try out:
PH411 2007 9 Electronics Laboratory M.Sc. I
1. Repeat the transistor characteristic measurements using an NPN transistor. Remember to appropriately bias the E-B and C-B terminals. 2. Single stage CE amplifier.
R1= 1k
Fig: 4.1
R1= 1k
PH411 2007
10
Observations: Before attempting to fabricate the circuits given above, measure the op amp. parameters such as the off-set voltages, CMRR etc. Compensate for the off-sets and then proceed. The relevant circuits are given in Millman & Halkias or Gayakwads book. 1. Make the non-inverting amplifier circuit as shown in fig.4.1. Give a d.c. input of say 2 V and measure V0. Repeat the above step for different R2/R1 ratio and verify the function of the non-inverting amplifier as a scale changer. Now give a sinusoidal input signal Vi with frequency 1 kHz and peak to peak voltage 5 V. Trace the input and output signals. Measure the peak to peak voltage of output signal V0. Repeat for various input frequencies. 2. Make the inverting amplifier circuit as shown in fig. 4.2. Give a d.c. input of say 2 V and measure V0. Repeat the above step for different R2 and R1 values and verify the function of the inverting amplifier as a scale changer. Now give a sinusoidal input signal Vi with frequency 1 kHz and peak to peak voltage 5 V. Trace the input and output signals. Measure the peak to peak voltage of output signal V0. Repeat for various input frequencies. 3. Make the adder circuit as shown in fig. 4.3. Set V1= +1V and V2=0. Measure the output voltage. Repeat the measurement for V2 = 1, 2, 3 and 4V. Check the output voltage and compare it with V0 = -(V1+V2), the theoretical value. Tabulate the experimental output voltage and the excepted (theoretical) values. Can you construct appropriate inverter circuit such that the output is V0=V1+V2 4. Make the subtractor circuit as shown in Fig. 4.4. Set V1=0, and measure the output voltage V0 for V2= 0, 1, 2, 3, and 4V. Tabulate the input and output voltages. Compare the measured output voltage with the expected (theoretical) voltage.
PH411 2007
11
1. Connect the integrator circuit as shown in Fig. 5.1. Apply a sinusoidal input signal Vi with frequency 1 kHz and peak to peak voltage 5V. Trace the input and output signals. Measure the peak to peak voltage of output signal V0. Tabulate the readings. Repeat the experiment for square and triangular waves. Repeat for C= 0.047F and 0.1F. Calculate the output voltage theoretically and compare with the experimental data.
PH411 2007
12
2. Connect the differentiator circuit as shown in Fig. 5.2. For sine wave, square wave and triangular wave inputs Vi (1 kHz and Vpp = 5V), measure the peak to peak output voltage. Trace the input and output signals. Calculate the theoretical output data.
Try out:
1. Solve the differential equation d2V/dt2+K1dV/dt+K2V-V1=0, construct an analog computer circuit using operational amplifiers. Using an input signal with frequency 1 kHz and peak to peak voltage 7V, measure the output voltage and compare with input signal d2V/dt2.
PH411 2007
13
6. Oscillator Circuits
Aim: a) To construct audio frequency oscillators of the type LC (Colpitt oscillator) Circuit Diagram:
Fig: 6.1 Colpitt Oscillator Observation: Assemble the Colpitt oscillator circuit shown in Fig. 6.1. The frequency of oscillation is given by the expression, f=1/(2LCT), where CT is the total capacitance. Trace the oscillator output. Repeat for different values of CT. Measure the frequency of the oscillator using a CRO. Compare the experimental frequencies with the theoretical values. Compile the results and enclose the traced waveform. Precaution: List out the precautions and any steps followed by you. Aim: b) To construct an astable multivibrator using IC 555. Circuit Diagram:
PH411 2007
14
Observation: Assemble the astable circuit shown in Fig. 6.2. Trace the output waveform. Try to use the control voltage terminal and vary the output pulse width and observe the output waveform. The square wave output will have frequency f= 1.4/[C (RA+2RB)]. Repeat for different RA, RB and C values. Compile the results and enclose the traced waveform. Precaution: List out the precaution and any special steps followed by you. Pin-out diagram for each IC555 chip is given in Appendix I.
PH411 2007
15
7. Logic Gates
Aim: To construct logic gates using discrete components, obtain their truth table and prove the universality of NAND / NOR gates. Equipments: Power supplies (-15 to 15V), Voltmeter. Circuit diagram:
O/P
Volts
Fig: 7.1 OR gate R=1k Truth Table INPUT A B Logic level Volts Logic level 0 0 1 0 0 1 1 1
O/P
Volts
O/P
Fig: 7.3 NOT or Inverter gate using transistor R = 15k, 100k, 2k, 1k INPUT OUTPUT Volts Logic level Volts Logic level 0 1 Aim: b) To prove the universality of the NOR gate. Circuit diagrams: [Make your own truth tables to verify the function of each logic gate]
PH411 2007
17
Fig: 7.6 Exclusive OR gate using NOR gates Observation: 1. The discrete and IC circuits corresponding to the various logic gates are given above along with their truth table tabulation. The voltages 0 V and +5V are respectively taken as logic level 0 and 1 respectively. Obtain the truth table for various values of binary inputs A and B by obtaining the corresponding output Y in each case. Measure the output voltage V0 and observe status of the LED at the output. A glowing LED indicates a logic level 1. 2. While wiring up the logic gate IC s give care to the pin out diagram corresponding to each IC. Give 5V as supply voltage. 3. To prove the universality of NOR gates, make the connection as shown in corresponding figures. Determine the truth table experimentally and compare with the truth table of the corresponding gate. Pin-out diagrams for each IC chip are given in Appendix I. Precaution: list out precautions taken by you. Write down the special techniques or simpler circuits followed by you if any. Note: prove the universality of the NAND gate as exercise.
PH411 2007
18
8. Digital Circuits-I
Aim: a) Verification of De Morgans theorems. Circuits:
Fig. 8.2 Output A+B (RHS) A.B(LHS) Volt Logic Volt Logic level level
B Logic Level 0 1 0 1
Volt
Fig. 8.3
Fig. 8.4
b) To construct an Exclusive OR gate and an half adder circuit using IC-7400 PH411 2007 19 Electronics Laboratory M.Sc. I
Fig. 8.5 Exclusive OR gate Truth Table Input Volt A Logic Level 0 0 1 1 Volt B Logic Level 0 1 0 1 Volt Output Y Logic Level
Fig: 8.5. Half adder using NAND gates Truth Table Volt A Logic Level 0 0 1 1 Volt B Logic Level Volt SUM Logic Level 0 1 0 1 Volt CARRY Logic Level
PH411 2007
20
Observation: 1. To verify the De Morgans theorem experimentally, make the IC circuits as shown in figure 8.1 to figure 8.4. Obtain the truth table for various binary inputs A and B and corresponding output Y. In each case measure the output voltage V0 and prove that LHS = RHS for both the laws.. 2. Construct exclusive OR logic gate using IC 7400. Verify the truth table for various binary input A and B. Measure the output voltage V0 3. Make the half adder circuit using IC7400. Obtain the corresponding truth table.
PH411 2007
21
9. Digital Circuits-II
Aim: a) Design a JK Flip-Flop and a binary ripple counter using IC 7476.
Fig: 9.1 J-K Flip-flop IC7476 J K Volt Logic Volt level 0 0 1 1 CLK Q Volt Q Volt
Logic level 0 1 0 1
Logic level
Logic level
Connect the J-K flip flop circuit as shown in figure 9.1 using IC 7476. In IC 7476 connect the pin no. 5 to +5V and pin no. 13 to ground. Set J and K inputs to low (0 state) by connecting the switches S1 and S3 to ground. Connect a square wave input signal with peak voltage 5V and frequency 1 kHz to Ck input.
PH411 2007
22
1k
1k
1k
1k
+5 V
11 Q _ 10 Q
J9 CP 6 K 12
R 8
15 Q S J 4 1 _ CP 16 14 Q K R 3
11 Q _ 10 Q
J9 CP 6 K 12
R 8
15 Q S J 4 1 _ CP 16 14 Q K R 3
1 Hz
10k
+ 5V
10k
+ 5V
Fig: 9.2. Binary Ripple Counter (count down, two 7476) Connect the binary counter circuit as shown in figure 9.2. Connect the square wave from function generator as clock input (Ck) of 5V peak and 20 Hz frequency. Connect the switch S1 to ground to set 0 state for J and K. Reset the counter by connecting the switch S2 to ground. Record the state of counter (Q output). Connect the switch S2 to +5V and see whether there is any change in counter state. Now, connect the switch S1 to 5V, thereby setting J=K=1 state. Record the counting sequence. Find out whether the counting is up or down [How will you reverse the counting from down to up or vice versa?]. Pin-out diagrams for each IC chip are given in Appendix I.
PH411 2007
23
PH411 2007
24
It is usually desired that the result of a computation is readily available after the execution of the program. The subroutine called MODIDT which resides in the EPROM at the address (036E)16 can be used to display the contents of register A (accumulator) to the data fields of the display units. In order to use this to display the result of any computation use following sequence instructions: <move result to register A> <move zero into register B> CALL MODIDT ! Key in the address 03 6E in the place of MODIDT You should know that the CALL MODIDT commands changes the state of all CPU registers and all flags and hence be careful to use this only towards the end of the program. Exercises: 1. Add two 8 bit numbers with (a) one number in register A and the other in register B (b) one number is in the register C and other in register H, (c) the two number in locations C050 and C060. 2. Add two 16 bit numbers. 3. Subtract two 8 bit numbers in locations D030 and D0D0 4. Subtract two 16 bit numbers. 5. Find the largest and the smallest of the given three numbers in locations C150, C151 and C152. Store the largest number in C156 and the smallest number in C157. 6. Multiply the given 8 bit numbers and displays the results. 7. Divide the given numbers. Display quotient in display fields. 8. Divide the indivisible numbers and display the quotient in display field and reminder in location D135. Load ten 8-bit numbers in ten memory locations and sort then according to ascending order.
PH411 2007
25
Appendix I:
PH411 2007
26
PH411 2007
27
PH411 2007
28