Professional Documents
Culture Documents
Roger L. Tokheim
Chapter 7
Flip-Flops
INTRODUCTION
Combinational vs. Sequential Logic Circuits
R-S Flip-flop
Clocked R-S Flip-flop
D Flip-flop
J-K Flip-flop
Latches (simple memory devices)
Triggering of flip-flops
Schmitt triggered device
2008 The McGraw-Hill Companies, Inc. All rights
Logic Circuits
Logic circuits are classified into two groups:
Combinational Logic Circuits
Basic building
blocks include:
Sequential Logic Circuits
Basic building blocks
include FLIP-FLOPS:
2008 The McGraw-Hill Companies, Inc. All rights
QUIZ
1. Basic building blocks for __________
combinational
(combinational, sequential) logic circuits
include logic gates (such as NOT, AND, and
OR).
2. Basic building blocks for sequential logic
circuits include various flip-flops. (True
or False)
3. A flip-flop is an example of a device used
in __________ (combinational,
sequential) logic circuits.
True
sequential
R-S Flip-Flop
Symbols:
Set
Normal
FF
R
Reset
Truth Table:
Mode of Operation
Outputs
Complementary
Inputs
S
Prohibited
Set
Reset
Hold
0
1
1
1
0
1
Q
1
1
0
Q
0
1
QUIZ
What is the mode of operation of the R-S flip-flop (set, reset or hold)?
What is the output at Q from the R-S flip-flop (active LOW inputs)?
L
H
H
H
H
L
?High
Mode of operation = Set?
?High
Mode of operation = Hold?
?Low
Mode of operation = Reset
?
2008 The McGraw-Hill Companies, Inc. All rights
Set
Clock
Mode of operation
Outputs
Clk
Q
Hold
change
Reset
0 1
Set
Normal
CLK
Reset
Truth Table:
FF
Complementary
Inputs
+ pulse
+ pulse
+ pulse
Q
no
0
1
1
QUIZ
What is the mode of operation of the clocked R-S flip-flop (set, reset, hold)?
What is the output at Q from the clocked R-S flip-flop (active HIGH inputs)?
H
^
L
L
^
L
L
^
H
?High
Mode of operation = Set
?
?High
Mode of operation = Hold
?
?Low
Mode of operation =Reset
?
2008 The McGraw-Hill Companies, Inc. All rights
D Flip-Flop
Symbol:
(with asynchronous PS & CLR)
Truth Table:
Mode of Operation
Outputs
CLR
CLK D
Inputs
PS
Q
Asynchronous set
0
1
X
X
1
0
Asynchronous reset
1
0
X
X
0
1
--------------------------------------------------------------------Prohibited
1
1
X
X
1
1
Set
1
1
^
1
1
0
Reset
1
1 The McGraw-Hill
^
0
2008
Companies,
Inc. All rights
QUIZ
L
H
? High
^
H
H
L
^
H
H
H
^
H
? Low
Mode of operation = Reset
?
? High
Mode of operation = Set
?
2008 The McGraw-Hill Companies, Inc. All rights
J-K Flip-Flop
Symbol:
Truth
Table:
Mode of Operation
Outputs
Inputs
PS
Clr
Clk
Q
Asynchronous set
1
0
Asynchronous reset
1
0
x
x
x
0
1
Prohibited
0
0
x
x
x
1
1
------------------------------------------------------------------------Hold
1
1
^
0
0
no change
Reset
1 2008
1 The McGraw-Hill
^
0Companies,
1 Inc. All rights
QUIZ
L
L
^
H
H
?High
Mode of
operation =
?
Preset
H
H
^
H
H
Toggle
?
H
H
^
H
H
?
Reset
H
H
^
H
L
?Low
Mode of
operation =
H
L
^
H
H
?Low
Mode of
operation =
H
H
^
H
H
?High
Mode of
operation =
Toggle
?
?Low
Mode of
operation =
Toggle
?
? Low
Mode of
operation =
Clear
?
Latch
A fundamental digital storage device
The act of storing data for a time, such
as to latch
An R-S flip-flop is an example of a latch
A D flip-flop can perform as a latch
In IC form (examples: 4-bit, 8-bit, 9bit, 10 bit)
2008 The McGraw-Hill Companies, Inc. All rights
QUIZ
1. A fundamental digital storage device is
sometime called a(n) ___ (gate, latch).
2. The job of a latch can be performed
by a(n) ___ (gate, D-flip-flop).
latch
D-flip-flop
True
True
Triggering of Flip-Flops
Level-triggering is the transfer of data from input to
output of a flip-flop anytime the clock pulse is HIGH.
Edge-triggering is the transfer of data from input to
output of a flip-flop on the rising edge (L-to-H) or falling
edge (H-to-L) of the clock pulse. Edge triggering may be
either positive-edge (L-to-H) or negative-edge (H-to-L).
Master-slave triggering is an older technique using the
whole clock pulse but think of a master-slave flip-flop as
having negative-edge triggering.
Positive-edge triggering
Negative-edge triggering
H
time
Level triggering
2008 The McGraw-Hill Companies, Inc. All rights
QUIZ
1.
2.
3.
positive-edge
negative-edge
level
C
H
L
time
2008 The McGraw-Hill Companies, Inc. All rights
Output
Input
QUIZ
1. The symbol at the lower right is that of a
__________ (magneto-optical, Schmitt trigger)
inverter.
2.
Schmitt trigger
square wave
True
REVIEW
Combinational vs. Sequential Logic Circuits
R-S Flip-flop
Clocked R-S Flip-flop
D Flip-flop
J-K Flip-flop
Latches (simple memory devices)
Triggering of flip-flops
Schmitt triggered device
2008 The McGraw-Hill Companies, Inc. All rights