Professional Documents
Culture Documents
EMI and Layout Fundamentals For Switched-Mode Circuits: Supplementary Notes
EMI and Layout Fundamentals For Switched-Mode Circuits: Supplementary Notes
insulation secondary
DTs Ts
Vpp primary
t primary return
secondary return
Vg
Supplementary notes
Vpp = n - 1 +V
2 n on n:1
iCM(t)
Cw
i CM –
LM
1:1
signal iDM V
D1 +
Vg +
–
+
iDM iCM iCM
IDEAL
1:1
vsg (t)
Q1
return –
iCM
i CM
• Introduction
• Idealizing assumptions made in beginning circuits
• Inductance of wires
• Coupling of signals via impedance of ground
connections
• Parasitic capacitances
• The common mode
• Common-mode and differential-mode filters
A B
A B
Self inductance
I
L = λ
i
I loop area A c
single-turn
air-core
inductor
+ D1
–
i 1(t) i 2(t)
+
–
i 1(t) D1
+
– i g (t) i 1(t) D1
Q1
+
– D1
i1 loop area A c
i1
+
–
i 1(t) i 2(t)
Solution:
+
–
+15 volts
output
input
input
input
output
– –
Power
supplies
• All currents must flow in closed paths: determine the entire loop in
which large currents flow, including the return connections
• Ground (zero potential) references may not be the same for every
portion of the system
+48 volts
i3
+15 volts i2
i 1(t)
+ + Stage 1 Stage 2 Stage 3
– – + +
t1
v in
ou
– –
2
Zg
i2 + i 3
v in2 = v out1 – Zg (i 2 + i 3)
converter
+15 volt supply power
stage
i g (t)
+ +
– –
analog
PWM gate power
control
control driver MOSFET
chip
chip
i g (t)
converter
+15 volt supply power
stage
+ +
– –
Current i(t)
flowing in wire wire
Loop containing ac
current i(t)
generates B field
mutual flux
+
which links another
conductor, di (t)
v(t) = L M
inducing an dt
unwanted voltage
v(t) —
dc power converter
supply under test
reference input
network
analyzer
Measurement of audiosusceptibility: observed unusual and unexpected
results
Fixed by breaking ground loops
Audiosusceptibility then was as expected
Department of Electrical and Computer Engineering
ECEN 5797 Power Electronics 1 20 University of Colorado at Boulder
Stray capacitances
Most significant at high voltage points in circuit
Two major sources of EMI:
• Transformer interwinding capacitance
• MOSFET drain-to-heatsink capacitance
Drain-to-heatsink capacitance
When the switched drain voltage is applied
i(t) = C dv(t) to this capacitance, current spikes must
v(t) dt flow.
Drain-to-heatsink
capacitance The currents must flow in a closed path (a
loop). What is the loop in your circuit?
power To control the effects of these currents,
MOSFET
• provide a short path for them to
return to their origin
• add common-mode filters
• slow down switching times
B
W
G drain-to-
heatsink
capacitance
Transformer interwinding
n:1 D1
+ capacitance causes currents to
V flow between the isolated
Vg + –
–
+ (primary and secondary) sides
vsg (t) of the transformer, and can
Q1
– cause the secondary-side
ground voltage to switch at
high frequency: vsg(t) contains
a high-frequency component.
insulation secondary
secondary return
Cw
vsg (t)
iCM
DTs Ts
– Vpp
V t
D1 +
Vg +
–
+
iCM iCM Vg
vsg (t) Vpp = n - 1
Q1 2 n +V
– iCM(t)
iCM
iCM
–
V
D1 +
Vg + +
–
Csg vsg (t) = 0
iCM 0
Q1 –
iCM
to oscilloscope
1:1
iDM
return
i CM
i CM
signal LM
IDEAL iDM
1:1
return
i CM
Common mode
di CM The common-mode currents
+ 2LM –
dt
LM 2i CM effectively add, magnetizing the
signal
core. The common-mode choke
i CM iCM iCM
presents inductance LM to filter
IDEAL
1:1
these currents.
return
i CM
i CM
LM iCM
1:1
iDM V
D1 +
Vg +
–
+
iCM iCM vsg (t)
Q1
–
iCM
CCMF
1:1
CCMF V
D1 +
1:1
Vg +
–
CCMF
CCMF
+48 volts
i3
+15 volts i2
i 1(t)
+ + Stage 1 Stage 2 Stage 3
– – + +
t1
v in
ou
–
v
–
2
Zg1
ib Z i2 + i 3
g2
v in2 = v out 1 – Zg1 i b
new ground ia
connection
t1
1:1
v in
ou
–
v
–
2
Zg1
ib Zg2 i2 + i 3
ia = i2 + i 3
Inductance of wires
Keep areas of high frequency loops as small as possible