Professional Documents
Culture Documents
DYNAMIC CHARACTERISTICS
Critical Rate−of−Rise of Off-State Voltage Exponential dv/dt − 50 − V/ms
(VD = Rated VDRM, TJ = 125°C)
†Indicates JEDEC Registered Data
2. Pulse Test: Pulse Width ≤ 300 msec, Duty Cycle ≤ 2%.
VTM
Symbol Parameter
VDRM Peak Repetitive Off State Forward Voltage on state
IDRM Peak Forward Blocking Current IRRM at VRRM IH
VRRM Peak Repetitive Off State Reverse Voltage
IRRM Peak Reverse Blocking Current
+ Voltage
VTM Peak On State Voltage
Reverse Blocking Region IDRM at VDRM
IH Holding Current
(off state) Forward Blocking Region
(off state)
Reverse Avalanche Region
Anode −
TC, MAXIMUM ALLOWABLE CASE TEMPERATURE (° C)
130 20
P(AV) , AVERAGE POWER (WATTS)
125 18
α 16 α
120 180°
α = CONDUCTION ANGLE 14 α = CONDUCTION ANGLE dc
90°
115 12
α = 30° 60°
110 10
105 8.0
dc 6.0
100
α = 30° 60° 4.0 TJ ≈ 125°C
95 2.0
90° 180°
90 0
0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0
IT(AV), AVERAGE ON‐STATE FORWARD CURRENT (AMPS) IT(AV), AVERAGE ON‐STATE CURRENT (AMPS)
Figure 1. Current Derating Figure 2. Maximum On−State Power Dissipation
http://onsemi.com
2
2N6394 Series
100
TJ = 25°C
70
125°C
50
30
20
iTM , INSTANTANEOUS ON-STATE CURRENT (AMPS)
10
7.0
5.0
3.0
2.0
100
95 1 CYCLE
0.7 85
80
0.5
75
0.3 70
TJ = 125°C
65
0.2 f = 60 Hz
60
SURGE IS PRECEDED AND
55
FOLLOWED BY RATED CURRENT
0.1 50
0.4 1.2 2.0 2.8 3.6 4.4 5.2 6.0 1.0 2.0 3.0 4.0 6.0 8.0 10
vTH, INSTANTANEOUS ON-STATE VOLTAGE (VOLTS) NUMBER OF CYCLES
Figure 3. On−State Characteristics Figure 4. Maximum Non−Repetitive Surge Current
1.0
0.7
0.5
0.3
0.2
ZqJC(t) = RqJC • r(t)
0.1
0.07
0.05
0.03
0.02
0.01
0.1 0.2 0.3 0.5 1.0 2.0 3.0 5.0 10 20 30 50 100 200 300 500 1.0 k 2.0 k 3.0 k 5.0 k 10
t, TIME (ms)
Figure 5. Thermal Response
http://onsemi.com
3
2N6394 Series
TYPICAL CHARACTERISTICS
300 3.0
2.0
100
70
50
1.0
30
TJ = -40°C
20
0.7
25°C
10
0.5
7.0
100°C
5.0
3.0 0.3
0.2 0.5 1.0 2.0 5.0 10 20 50 100 200 -40 -20 0 20 40 60 80 100 120 140 160
PULSE WIDTH (ms) TJ, JUNCTION TEMPERATURE (°C)
Figure 6. Typical Gate Trigger Current Figure 7. Typical Gate Trigger Current
versus Pulse Width versus Temperature
1.1 30
VGT, GATE TRIGGER VOLTAGE (VOLTS)
OFF‐STATE VOLTAGE = 12 V
1.0 OFF‐STATE VOLTAGE = 12 V
IH , HOLDING CURRENT (mA) 20
0.9
0.8 10
0.7
7.0
0.6
5.0
0.5
0.4 3.0
-60 -40 -20 0 20 40 60 80 100 120 140 -60 -40 -20 0 20 40 60 80 100 120 140
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)
Figure 8. Typical Gate Trigger Voltage Figure 9. Typical Holding Current
versus Temperature versus Temperature
ORDERING INFORMATION
Device Package Shipping**
2N6394G 500 Units / Bulk
2N6394TG 50 Units / Rail
2N6395G 500 Units / Bulk
TO−220AB
2N6397G (Pb−Free) 500 Units / Bulk
2N6397TG 50 Units / Rail
2N6399G 500 Units / Bulk
2N6399TG 50 Units / Rail
**For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
http://onsemi.com
4
2N6394 Series
PACKAGE DIMENSIONS
TO−220AB
CASE 221A−07
ISSUE AA
NOTES:
SEATING
−T− PLANE
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL
B F C BODY AND LEAD IRREGULARITIES ARE
T
S ALLOWED.
INCHES MILLIMETERS
DIM MIN MAX MIN MAX
4
A 0.570 0.620 14.48 15.75
Q A B 0.380 0.405 9.66 10.28
C 0.160 0.190 4.07 4.82
1 2 3 U D 0.025 0.035 0.64 0.88
H F 0.142 0.147 3.61 3.73
G 0.095 0.105 2.42 2.66
K H 0.110 0.155 2.80 3.93
Z J 0.014 0.022 0.36 0.55
K 0.500 0.562 12.70 14.27
L 0.045 0.060 1.15 1.52
N 0.190 0.210 4.83 5.33
L R Q 0.100 0.120 2.54 3.04
R 0.080 0.110 2.04 2.79
V J S 0.045 0.055 1.15 1.39
G T
U
0.235
0.000
0.255
0.050
5.97
0.00
6.47
1.27
D V 0.045 --- 1.15 ---
N Z --- 0.080 --- 2.04
STYLE 3:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
http://onsemi.com 2N6394/D
5