Professional Documents
Culture Documents
Cristiano Forzan
STMicroelectronics
Outline
Timing verification
Delay calculation
Constraints
Advantages Disadvantages
Advantages Disadvantages
In Out
In Out
Timing verification
Delay calculation
Constraints
3 0.046 3 0.020
Temperature,
Power Level,
Process
B Y
D Qn
Clk Q
Timing verification
Delay calculation
Constraints
In Out
Clk
Out
In
In D
Hold Check refers to the same
Clk clock edge:
TD – TCLK > THold
Hold Setup
Clk Setup Check refers to the next
Clock edge (add clock period) :
D (TCLK + TPeriod) – TD > TSetup
Total capacitive
max_capacitance
load includes
attribute from
pin load and net
Technology library
capacitance