You are on page 1of 2

NAME: DIGITAL LOGIC CIRCUITS

(common to ICE)
PART A (20X2 = 40 marks)

ANSWER ALL QUESTIONS

1) Given that (456)r = (237)10. Find r

2) Subtract the unsigned number (10100)2 from (11011)2 using 1’s complement & 2’s
compliment method.

3) Express f(a,b,c)= a+bc’ as sum of minterms

4) Distinguish TTL&CMOS logic family

5) Realize the half adder circuit using decoder?

6) What is a multiplexer?

7) Implement the following Boolean function using three half adder circuits
F1=xyz
F2=x’yz+x y’z
F3=xyz’+(x’+y’)z
F4=xyz

8) What is priority encoder?

9) What is a sequential logic circuit?

10) What is state reduction?

11) How many flipflops are needed to design a mod 60 counter?

12) What are fundamental mode circuits?

13) Compare RAM and ROM

14) Distinguish PAL&PLA

15) What is SRAM & DRAM

16) What is FPGA?

17) What is static and dynamic Hazard?

18) what are advantages of IDDQ testing?

19)Mention the various techniques of design for Testability(DFT)

20)what is ATPG (automatic test pattern generation)


PART B (5X12 = 60 marks)

ANSWER ANY FIVE QUESTIONS

21)a)Reduce the following Boolean expression to indicated number of literals.


i)A’B(D’+C’D)+B(A+A’CD) to one literal (3)
ii)AB’C+B+BD’+ABD’+A’C to two literals (3)

b) Explain the working of a 2 input TTL NAND gate (6)

22)a)Express the following function in sum of minterms &product of maxterms


F(A,B,C,D)=B’D+A’D+BD (6)

b) Explain the working of a 2 input CMOS NAND gate (6)

23) Design and construct excess-3 to BCD code converter (12)

24) Simplify the following using Quine Mccluskey method. (12)


F(w,x,y,z)=  m(1,3,4,5,9,10,11)+  d(6,8)

25) a)Describe the working of JK FF with diagram. Give its excitation table (6)

b) A sequential circuit has two JK flip-flops A and B and one input x. The circuit is described by the
following flip-flop input equations:
JA  X K A  B'
JB  X KB  A
i)Derive the state equations. (2)
ii) Draw the state diagram of the circuit. (4)

26)An Asynchronous sequential circuit is described by the following excitation &output functions
Y=x1x2’+(x1+x2’)y
Z=y
i)Draw the logic diagram of the circuit (2)
ii)Derive the transition table & output map (4)
iii)Obtain two state flow table (2)
iv)Describe the behavior of circuit (4)

27) Implement the given functions using PLA (12)


A( x, y, z)   m(1, 2, 4,6)
B( x, y, z )   m(0,1,6,7)
C ( x, y, z )   m(2,6)

28) a) Find a circuit that has no static hazards Implements the Boolean function
F(A,B,C,D)=  m(0,2,6,7,8,10,12) (6)
b) Explain the concept built in self list. Mention its advantages and disadvantages(6)

You might also like