Scribd Logo
Upload

Welcome to Scribd!

  • Icezum Pinout PDF

    Uploaded by

    RobertRodri
    90 views1 page
    The document provides a schematic for an Alhambra clock project using an iCE40HX1K FPGA that interfaces with an ADS7924 ADC, FTDI USB-serial chip, and 8 LEDs and 2 pushbuttons for input/output, with power supplied via a 2.1mm barrel jack connected to the FPGA and other components. The FPGA is programmed using Icestudio and communicates with the ADC, FTDI chip, LEDs and buttons via various GPIO, I2C, SPI interfaces to control timing functions and respond to user input.

    Original Description:

    Original Title

    icezum-pinout.pdf

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document provides a schematic for an Alhambra clock project using an iCE40HX1K FPGA that interfaces with an ADS7924 ADC, FTDI USB-serial chip, and 8 LEDs and 2 pushbuttons for input/output, with power supplied via a 2.1mm barrel jack connected to the FPGA and other components. The FPGA is programmed using Icestudio and communicates with the ADC, FTDI chip, LEDs and buttons via various GPIO, I2C, SPI interfaces to control timing functions and respond to user input.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    90 views1 page

    Icezum Pinout PDF

    Uploaded by

    RobertRodri
    The document provides a schematic for an Alhambra clock project using an iCE40HX1K FPGA that interfaces with an ADS7924 ADC, FTDI USB-serial chip, and 8 LEDs and 2 pushbuttons for input/output, with power supplied via a 2.1mm barrel jack connected to the FPGA and other components. The FPGA is programmed using Icestudio and communicates with the ADC, FTDI chip, LEDs and buttons via various GPIO, I2C, SPI interfaces to control timing functions and respond to user input.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    iCEZUM

    Alhambra
    Clock
    12Mhz

    Serial
    FPGA I 2C
    ADC
    USB iCE40HX1K ADS7924

    Power
    FTDI SPI

    GND
    Serial Pin
    Analog Pin
    Control 6 - 17V FPGA GPIO (5V)
    Physical Pin Input pins: at least +/- 2mA
    driving strength required
    Icestudio name GND Output pins impedance:
    4K (steady state) 95 1 62 LED0
    40R (Transitions) 96 1 63 LED1
    2.1mm
    VIN 97 1 64 LED2
    98 1 65 LED3
    99 1 66 LED4
    FPGA Direct GPIO (3V3)
    Absolute Max per pin 8mA 101 1 67 LED5
    3V3 Pins Recommended 6 mA 102 1 68 LED6

    37 104 1 69 LED7
    FT2232HQ

    2 24
    D9P7T.1

    2 25 Pushbuttons
    1022-C

    GP0 37 38 GP1

    7 SW1 SW2
    2
    0
    1

    5
    2

    6
    3
    4
    GP2 2 26 39 41 2 27 GP3 10 3 4B SW1
    GP4 2 28 42 43 2 29 GP5 11 3 5A SW2

    CFG
    2 35 2 36

    RX
    TX
    RST CLK GP6 49 50 GP7 CLK CLE
    38 37
    41 39
    PWR

    WE
    FT2232HQ

    2R2
    D9P7T.1
    1022-C
    93LC56Cl
    SN 1108
    GJA

    87 1 56 DD5 SCL

    SCL SDA
    RST Reset
    POWER BUTTON 88 1 57 DD4 SDA
    CLK Clock
    SEMICONDUCTOR.

    AREF

    AR
    38 37
    41 39
    43 42
    50 49
    PWR

    WE
    CLE Clock Enable
    GND

    G 13 12 11 10
    2R2
    NC
    0 96
    13 12 11

    144 D13
    5V
    5V

    143 0 95 D12
    CLK Clock 12Mhz 21 3 7A RESET
    R 3V3 5VP

    142 0 94 D11
    3V3
    SEMICONDUCTOR.
    iCE40HX1K
    A5481R83

    141 0 93 D10
    10 9

    5V_P
    TQ144

    139 0 92 D9
    9

    GND

    External Analog Reference


    GND

    138 0 91 D8
    8

    GND
    V
    G
    S
    G
    V

    0 73
    S

    VIN
    VIN

    6 - 17V 112 D7
    7

    7
    D0 D1 D2 D3 D4 D5

    113 0 74 D6
    6

    DD0 1 52 78 0 75 D5
    D0 D1 D2 D3 D4 D5

    114
    5

    DD1 1 53 79 115 0 76 D4
    Rev 1.1

    DD2 1 54 80 116 0 77 D3
    3

    DD3 1 55 81 117 0 78 D2
    2

    2
    A1
    A0
    A3
    A2

    SDA DD4 1 57 88 118 0 79 D1


    1

    1
    S

    SCL DD5 1 56 87 RESET 5V REF AR 119 0 80 D0


    0

    0
    V
    G

    Interrupt 93 1 60 ADC_INT 5V Pins 5V Pins


    ADC RESET BUTTON
    I 2C SDA 90 1 58 ADC_SDA
    5

    SCL 91 1 59 ADC_SCL Connected to ADS7924 via I2C


    Rev 1.1

    4
    Rev 1.1
    D3 D4 D5

    A2 A1
    3

    CH2 CH1
    SCK 70 2 46 SCK
    A3 A0
    2

    CH3 CH0
    A1
    A0

    SDI 68 2 45 MOSI
    A1
    A0
    A3
    A2

    SDO 67 2 44 MISO 5V
    S

    FTDI 5V REF AR
    0

    SS 71 2 47 SS RESET 5V REF
    V

    DONE 65 CDONE DONE


    G

    REST 66 CREST RES


    Analog Reference
    AREF >= 3V3
    RX 9 3 4A RX
    TX 8 3 3B TX
    RTS 7 3 3A RTS SIGN SIGN
    FTDI
    CTS 4 3 2B CTS 5V_P 5V_P
    DTR 3 3 2A DTR GND GND
    DSR 2 3 1B DSR Max 3A for all power supply pins Made with
    DCD 1 3 1A DCD Inkscape
    27 NOV 2017
    ver 1.1 rev 2

    You might also like