Professional Documents
Culture Documents
Efficient Multiternary Digit Adder Design in CNTFET Technology
Efficient Multiternary Digit Adder Design in CNTFET Technology
Abstract—This letter presents an efficient multiternary digit There are two main contributions of this letter. First, a new
(trit) adder design in carbon nanotube field effect transistor tech- single-trit full-adder design is presented with reduced complex-
nology. The adder is based on an efficient single-trit full-adder ity encoder and carry-generation unit (in comparison to prior
design with low-complexity encoder and reduced complexity carry-
generation unit. Further, we optimize the number of encoder and designs in [8] and [6]). Second, a multitrit adder design is pre-
decoder blocks required while putting together several single-trit sented with savings in the total number of encoder and decoder
full-adder units to realize a multitrit adder. Extensive HSPICE blocks (in comparison to a direct extension of a single-digit
simulation results show roughly 79% reduction in power-delay adder). As a result, the overall propagation delay and power
product for three-trit adders and 88% reduction in power-delay of the proposed multidigit adder are less than that of a direct
product for nine-trit adders in comparison to a direct realization.
realization.
Index Terms—Carbon nanotube field effect transistor CNTFETs can be fabricated with Ohmic or Schottky con-
(CNTFET), multiternary digit adder, power-delay product, tacts resulting in MOSFET-type or Schottky-barrier-type opera-
ternary digit (Trit).
tion [9], [10]. Historically, CNTFETs have been of the Schottky-
type. This letter assumes the MOSFET-type operation to
facilitate comparisons with the results in [6]. We have assumed
I. INTRODUCTION Id − Vds and Id − Vg s characteristics depicted in [11] (the I–V
ECHNOLOGY scaling has been pursued aggressively dur- characteristics of the CNTFET are similar to that of the
T ing the last few decades to accommodate more transistors
in the same chip. However, material properties are a function
MOSFET). Simulations in HSPICE using the MOSFET-like
CNTFET model of [11]–[13] and the parameters suggested
of the dimension. With respect to the classical Si-MOSFET, as in [14] reveal 79% reduction in power-delay product for
the physical gate length is reduced to nanometers, the MOSFET the proposed three-trit adder and 88% reduction in power-
exhibits short channel effects such as direct tunneling between delay product for the proposed nine-trit adder over a direct
source and drain and large parametric variations. These effects realization.
challenge further scaling of silicon devices. As a result, there
has been tremendous interest in development of new structures
and materials. New technologies include the carbon nanotube
field effect transistor (CNTFET), single electron transistor, II. PROPOSED SINGLE-TRIT ADDER
silicon-on-insulator, and fin-field effect transistor. Among these, Dhande and Ingole [8] present the design of a ternary half-
CNTFET is promising in view of ballistic transport and low adder based on ternary gates and provide extensions to a one-trit
OFF-current properties enabling high-performance and low- full-adder. An enhancement to the ternary half-adder of [8] is
power design [1]–[6]. presented in [6] with the advantage of speed-up. Our single-
This letter presents efficient designs of 1) a single-ternary digit adder solution is based on a small modification of the
digit (trit) adder and 2) a multitrit adder in CNTFET. Ternary ternary decoder in [6]. This leads to a lower complexity half-
logic is specifically chosen for the design since it has an elegant adder as well as full-adder. We focus on the full-adder here
association with CNTFET. In particular, CNTFETs provide the since it constitutes the building block of the multidigit adder.
possibility of realizing two distinct threshold voltages merely The general structure of a one-trit adder with three ternary inputs
by the use of different diameters of the carbon nanotube [7]. A, B, and Cin and two ternary outputs Cout and Sum as shown
Further, ternary logic achieves simplicity and energy efficiency in Fig. 1.
in digital design since it reduces the complexity of interconnects It turns out that the encoder and carry-generation unit in
and chip area. For example, 14-bit binary addition can be done Fig. 1 can be improved upon (when compared with prior de-
(roughly) by a nine-trit adder. signs in [8] and [6]). The proposed modification of the decoder
(in [6]) is shown in Fig. 2. The ternary NOR gate of [6] is
replaced here by a binary NOR since the inputs are Boolean.
Manuscript received May 31, 2012; revised October 12, 2012; January 8, Also, complements of A0 and A2 are obtained with merely one
2013; and January 22, 2013; accepted February 19, 2013. Date of publication inverter.
March 6, 2013; date of current version May 6, 2013. The review of this paper While the circuit for sum-generate in Fig. 1 is the same
was arranged by Associate Editor C. A. Moritz.
K. Sridharan and V. Pudi are with the Department of Electrical Engineer- as prior designs, the proposed carry-generate circuit requires
ing, Indian Institute of Technology Madras, Chennai 600036 India (e-mail: fewer gates (as discussed later). Let the output carry of the
sridhara@iitm.ac.in; happyvikramm@gmail.com). carry-generate block in Fig. 1 when encoded (as 2 bits) be
S. Gurindagunta is with the Marvell Asia Pte Ltd., Singapore 534158 (e-mail:
gsundaraiah@gmail.com). denoted by CoX and CoY (these can be fed to the encoder of
Digital Object Identifier 10.1109/TNANO.2013.2251350 Fig. 3). Then, CoX and CoY are given as: CoX = (A, B, Ci ) =
1536-125X/$31.00 © 2013 IEEE
284 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 12, NO. 3, MAY 2013
TABLE I
REQUIRED DECODER OUTPUT FOR DIRECT PROPAGATION OF CARRY
carries can be realized using only eight binary AND gates, one stage, C22 and C02 for the second stage and so on. Therefore, the
binary NAND gate, and one binary NOR gate. The availabil- carry signals of ith stage are given by (2). The circuit realizing
IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 12, NO. 3, MAY 2013 285
TABLE II
COMPARISON OF SINGLE-DIGIT TERNARY FULL ADDERS
[11] J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-nanotube [14] G. Cho, Y. Kim, and F. Lombardi, “Assessment of CNTFET-based circuit
field-effect transistors including nonidealities and its application—Part I: performance and robustness to PIV variations,” in Proc. IEEE Int. Midwest
Model of the intrinsic channel region,” IEEE Trans. Electron. Devices, Symp. Circuits Syst., Aug. 2009, pp. 1106–1109.
vol. 54, no. 12, pp. 3186–3194, Dec. 2007. [15] K. Kim, H. Nan, and K. Choi, “Ultralow voltage power gating structure
[12] Stanford University CNTFET Model. (2008). Stanford University. Stan- using low threshold voltage,” IEEE Trans. Circuits Syst.-II: Exp. Briefs,
ford, CA, USA. [Online]. Available: http://nano.stanford.edu/model_stan_ vol. 56, no. 12, pp. 926–930, Dec. 2009.
cnt.htm [16] K. Kim, Y. Kim, and K. Choi, “Hybrid CMOS and CNFET power gating
[13] J. Deng and H.-S. P. Wong, “A compact SPICE model for carbon-nanotube in ultralow voltage design,” IEEE Trans. Nanotechnol., vol. 10, no. 6,
field-effect transistors including nonidealities and its application— pp. 1439–1448, Nov. 2011.
Part II: Full device model and circuit performance benchmarking,” [17] M. Ben-Jamaa, K. Mohanram, and G. D. Micheli, “An efficient gate library
IEEE Trans. Electron. Devices, vol. 54, no. 12, pp. 3195–3205, Dec. for ambipolar CNTFET logic,” IEEE Trans. Comput.-Aid. Des. Integr.
2007. Circuits Syst., vol. 30, no. 2, pp. 242–255, Feb. 2011.