You are on page 1of 14

AMERICAN UNIVERSITY OF SCIENCE & TECHNOLOGY

FACULTY OF ENGINEERING
DEPARTMENT OF COMPUTER AND COMMUNICATIONS ENGINEERING

CCE 202: Circuit Analysis II Fall 2019-2020

Assignment No. 4
Due: Monday December 23, 2019
Instructor: Engr. Samir A. Khayat

Student Name: __________________________ ID Number: _______________

Date: ___________________________

Instructions: You are strongly encouraged to type out your solutions using mathematical mode typing
in some office suite. If you must handwrite your homework, please write clearly and legibly. I will not
grade homework that is unreadable.

You must justify all your answers. In particular, you will get no credit if you simply write the final
answer without any explanation. Only few selected problems will be graded.

Homeworks must be done individually: each student must hand in their own answers. It is acceptable,
however, for students to collaborate in figuring out answers and helping each other solve the
problems. You will be taking the responsibility to make sure you personally understand the solution to
any work arising from such collaboration and you also must indicate on each homework with whom
you collaborated.
Problem 1: Real Average Power. (Problem 10.6, p. 407)
Find the average power dissipated in the 30Ω resistor in the circuit, if ig(t) = 6 cos (20,000t) A.

2|P age
3|P age
Problem 2: Two Load Design Circuit. (Problem 10.22, p. 409)
The two loads shown in the figure below can be described as follows:

Load 1 absorbs an average power of 10 kW and delivers 4 kVAR of reactive power;


Load 2 has an impedance of ( ) .

The voltage at the terminals of the loads is √ V.

a) Find the rms value of the source voltage.


b) By how many microseconds is the load voltage out of phase with the source voltage?
c) Does the load voltage lead or lag the source voltage?

4|P age
5|P age
Problem 3: Complex Power in Three Load Circuit. (Problem 10.23 p. 409)
The three loads in the circuit shown are:

S1 = 6 + j 3 kVA, S2 = 7.5 – j 4.5 kVA, and S3 = 12 + j 9 kVA.

a) Calculate the complex power associated with each voltage source, Vg1and Vg2.
b) Verify that the total real and reactive power delivered by the sources equals the total real and reactive
power absorbed by the network.

6|P age
7|P age
Problem 4: Three Parallel Load Design Circuit. (Problem 10.26 Page 410)
The three parallel loads in the circuit shown in the figure below can be described as follows:

Load 1 is absorbing an average power of 6 kW and delivering reactive power of 8 kvars;


Load 2 is absorbing an average power of 9 kW and reactive power of 3 kvars;
Load 3 is a 25 Ω resistor in parallel with a capacitor whose reactance is –5 Ω.

Find the rms magnitude and the phase angle of Vg1 if Vo = 250 0o V.

8|P age
9|P age
Problem 5: Power Efficiency Calculation. (Problem 10.28/10.29 Page 410)
Three loads are connected in parallel across a 300 V(rms) line, as shown in the figure below.

Load 1 absorbs 3 kW at unity power factor;


Load 2 absorbs 5 kVA at 0.8 leading;
Load 3 absorbs 5 kW and delivers 6 kvars.

a) Find the impedance that is equivalent to the three parallel loads.


b) Find the power factor of the equivalent load as seen from the line’s input terminals.

The three loads in the circuit above are fed from a line having a series impedance as shown in the figure below.

c) Calculate the rms value of the voltage (Vs) at the sending end of the line.
d) Calculate the average and reactive powers associated with the line impedance.
e) Calculate the average and reactive powers at the sending end of the line.
f) Calculate the efficiency () of the line if the efficiency is defined as

 = (Pload/Psending end) 100.

10 | P a g e
11 | P a g e
12 | P a g e
Problem 6: Power Distribution (Problem 10.31 Page 411)
a) Find the average power dissipated in the line in the figure below.
b) Find the capacitive reactance that when connected in parallel with the load will make the load look
purely resistive.
c) What is the equivalent impedance of the load in (b)?
d) Find the average power dissipated in the line when the capacitive reactance is connected across the
load.
e) Express the power loss in (d) as a percentage of the power loss found in (a).

13 | P a g e
14 | P a g e

You might also like