You are on page 1of 5

Homework

Chapter 6

6/e 7/e Comment


6.7 7.36
6.8 7.37
6.13 7.46 Fig. [6/e] R = 46 kΩ, [7/e] R = 23 kΩ.
(b) [6/e] |VA| = 30 V, [7/e] |VA| = 50 V.
6.17 7.58 [6/e] gm = 1 mA/V and Ro = 400 kΩ, [7/e] gm = 2 mA/V and Ro = 200 kΩ.
[6/e] VOV = 0.2 V, [7/e] VOV = 0.25 V.
6.18 7.61 [6/e] current = 0.1 mA, [7/e] current = 0.2 mA.
[6/e] |VOV| = 0.25 V, [7/e] |VOV| = 0.20 V.
6.20 7.65 v
[6/e] A0, [7/e] o .
vs
[6/e] |VOV| = 0.25 V, [7/e] |VOV| = 0.20 V.
6.21 X
6.26 7.68 [6/e] I = 0.1 mA, [7/e] I = 0.2 mA.
[6/e] 0.18 μm, [7/e] 0.13 μm.
[6/e] Vtp = -0.5 V, [7/e] Vtp = -0.4 V.
[6/e] L = 0.5 μm, [7/e] 0.4 μm.
6.33 7.74
6.35 7.2 [6/e] output current 100-μA, [7/e] output current 150-μA.
[6/e] VO in range of 0.25 V to VDD, [7/e] VO in range of 0.3 V to VDD.
[6/e] 5% of the nominal value of IO, [7/e] 10% of the nominal value of IO.
[6/e] μnCox = 250 μA/V2, V’A = 20 V/μm, and Vt = 0.6 V.
[7/e] μnCox = 400 μA/V2, V’A = 10 V/μm, and Vt = 0.5 V.
6.37 7.4 [7/e] Multisim/PSpice icon.
[6/e] overdrive voltage of 0.3 V, [7/e] overdrive voltage of 0.2 V.
[6/e] VA = 25 V, [7/e] VA = 20 V.
6.44 7.13 Fig. [6/e] the positive power supply at top +5 V and +10 V.
Fig. [7/e] the positive power supply at top +10 V and +5 V.
Fig. [6/e] the positive power supply at bottom -10 V.
Fig. [7/e] the positive power supply at bottom -5 V.
Fig. [6/e] R2 = 2 kΩ, R3 = 1 kΩ, R4 = 1 kΩ and R5 = 1 kΩ.
Fig. [7/e] R2 = 8 kΩ, R3 = 3.6 kΩ, R4 = 5 kΩ and R5 = 10 kΩ.
6.45 7.15 Fig. [6/e] the positive power supply +5.7 V.
6/e 7/e Comment
Fig. [7/e] the positive power supply +2.7 V.
Fig. [6/e] the negative power supply -10.7 V.
Fig. [7/e] the negative power supply -2.7 V.
6.47 7.55 [7/e] VBE = 0.7 V.
6.49 7.76 [7/e] Multisim/PSpice icon.
[6/e] μnCox = 200 μA/V2, VA = 20 V, W1 = W4 = 2 μm, and IREF = 25 μA.
[7/e] μnCox = 160 μA/V2, VA = 10 V, and W1 = W4 = 4 μm, and IREF = 20 μA.
6.51 7.23 [6/e] deviation = 0.1%, [7/e] deviation = 0.2%.
[6/e] β = 100, [7/e] β = 150.
6.58 7.84 (a)
[6/e] reference current = 100 μA, [7/e] reference current = 200 μA.
[6/e] output current = 10 μA, [7/e] output current = 20 μA.
[6/e] vBE = 0.7 V at 1-mA. 1
(b) [6/e] VA = 100 V, [7/e] VA = 50 V.
6.60 X

Chapter 7

6/e 7/e Comment


7.1 8.1 [6/e] vCM, vS, iD1, iD2, vD1, vD2, [7/e] VCM, VS, ID1, ID2, VD1, VD2.
[7/e] errata: need to be “shown in”.
[6/e] VDD = VSS = 2.5 V, k’n(W/L) = 3 mA/V2, Vtn = 0.7 V and I = 0.2 mA.
[7/e] VDD = VSS = 1.0 V, k’n = 0.4 mA/V2, (W/L)1,2 = 10, Vtn = 0.4 V and I =
0.16 mA.
(c) [6/e] vCM = +1 V, [7/e] VCM = +0.4 V.
(d) [6/e] vCM = -1 V, [7/e] VCM = -0.1 V.
(f) minimum voltage = 0.3 V, [7/e] minimum voltage = 0.2 V.
7.4 8.4 [6/e] iD1 = 0.11 mA and iD2 = 0.09 mA, [vid] iD1 = 0.09 mA and iD2 = 0.11 mA.
[7/e] iD1 = 0.09 mA and iD2 = 0.07 mA, [vid] iD1 = 0.07 mA and iD2 = 0.09 mA.
7.5 8.6 [6/e] dc voltage = 0.2 V, VOV = 0.2 V, Vtn = 0.5 V and μnCox = 250 μA/V2
Figure P8.6: VDD = +1.2 V and -VSS = -1.2 V
[7/e] dc voltage = 0.1 V, VOV = 0.15 V, Vtn = 0.4 V and μnCox = 400 μA/V2
Figure P8.6: VDD = +0.9 V and -VSS = -0.9 V
7.14 8.14
7.16 8.18
7.21 8.22 [6/e] differential gain = 1000 V/V, | V’A | = 10 V/μm and power dissipation to

1
Need this condition for 7/e.
6/e 7/e Comment
be limited to 1 mW.
[7/e] differential gain = 500 V/V, | V’A | = 5 V/μm and power dissipation to be
limited to 0.5 mW.
7.22 8.49 [6/e] (a) If the output is taken single-endedly, find |Ad|, |Acm|, and CMRR.
7.23 8.50 [6/e] k’p(W/L) = 3.5 mA/V2 [7/e] k’p(W/L) = 4 mA/V2
7.30 8.26
7.32 8.28 [6/e] (b) If an input difference signal is applied that is large enough to steer
the current entirely to one side of the pair, what is the change in voltage at
each collector (from condition for which vid = 0)?
(c) VCC = 5 V and common-mode input = ±3 V
[7/e] (b) VCC = 2.0 V and common-mode input = ±1.0 V
7.34 8.31 [6/e] a current source of 2 mA and a positive supply of +10 V.
[7/e] a current source of 1 mA and a positive supply of +5 V.
7.36 X
7.39 8.34 [6/e] differential input resistance at least 10 kΩ differential voltage gain (with
the output taken between the two collectors) of 200 V/V.
The available power supply is 10 V.
[6/e] differential input resistance at least 20 kΩ differential voltage gain of
100 V/V.
7.42 8.37 [6/e] input signal of 0.2 V, differential output signal of 4 V, input resistance
be at least 80 kΩ, β ≥ 200.
[7/e] input signal of 0.1 V, differential output signal of 2 V, input resistance
be at least 100 kΩ, β ≥ 100.
7.45 8.41 [6/e] VA = 10 V, [7/e] VA = 20 V.
7.46 8.42
7.52 8.56 [6/e] common-mode gain, [7/e] common-mode gain assuming the
resistances RC have 1% tolerance.
[6/e] Fig. P7.52: supply = +15 V, current sources = 1 mA, RL = 10 kΩ, RE =
200 Ω and resistance of current sources = 300 kΩ
[7/e] Fig. P8.56: supply = +10 V, current sources = 0.5 mA, RL = 20 kΩ, RE =
300 Ω and resistance of current sources = 200 kΩ.
7.57 8.62 [6/e] CMRR = 40 dB, [7/e] CMRR = 34 dB.
7.72 8.81 [6/e] k’W/L = 3.2 mA/V2, |V’A| = 20 V/μm and gain vo/vid = 100 V/V.
[7/e] k’W/L = 4 mA/V2, |V’A| = 5 V/μm and gain vo/vid = 20 V/V.
7.73 8.95 [7/e] Multisim/PSpice icon.
7.74 8.96 [7/e] Errata: Figure P8.82 is not referred. (Duplicate Figure P8.96)
[6/e] active-loaded, [7/e] current-mirror-loaded.
6/e 7/e Comment
[6/e] k’W/L = 10 mA/V2, I = 1 mA and |VA| = 10 V.
[7/e] k’W/L = 4 mA/V2, I = 160 μA and |VA| = 5 V.
7.76 8.83 [6/e] active-loaded, [7/e] current-mirror-loaded.
[6/e] VOV = 0.25 V and VA = 20 V.
[7/e] VOV = 0.20 V and VA = 10 V.
7.80 8.100 [6/e] β = 150, [7/e] β = 100.
[6/e] …, and the common-mode gain. [7/e] … the common-mode gain, and
the CMRR.
7.85 8.91 [6/e] I = 0.4 mA and VA = 120 V.
[7/e] VA = 20 V.
[7/e] Errata:I not given.
7.87 8.94 [6/e] I = 0.4 mA and |VA| for npn = 120 V.
[7/e] I = 0.2 mA and |VA| for npn = 30 V.
7.89 8.106 (d) [6/e] Early voltage of 5 V, [7/e] Early voltage of 6 V.
[6/e] Figure: VDD = + 1 V and –VSS = - 1 V
[7/e] Figure: VDD = + 0.9 V and –VSS = - 0.9 V.
7.90 8.107
7.91 8.108 [6/e] Q7 being 50/0.8, [7/e] Q7 being 48/0.8.
7.95 8.111 [6/e] … utilizing two 100-Ω emitter resistors, re = 20 Ω and β = 120.
[7/e] … utilizing two 50-Ω emitter resistors, re = 25 Ω and β = 100.
7.97 8.113

Chapter 8

6/e 7/e Comment


8.3 9.4 [6/e] The NMOS transistor in the discrete CS amplifier circuit of Fig. P8.3 is
biased to have gm = 1 mA/V.
[7/e] The amplifier in Fig. 9.3(a) is biased to operate at gm = 5 mA/V, and
has the following component values: Rsig = 100 kΩ, RG1 = 47 MΩ, RG2 = 10
MΩ, CC1 = 0.01 μF, RS = 2 kΩ, CS = 10 μF, RD = 4.7 kΩ, RL = 10 kΩ, and CC2
= 1 μF.
8.7 9.7
8.21 X
8.26 9.27
8.30 X
8.31 X
8.41 9.49
8.49 X 9.53
6/e 7/e Comment
8.51 X
8.53 9.38
8.54 9.41
8.55 9.52
8.67 X
8.69 9.59
8.72 9.63
8.78 9.71
8.83 9.80

Chapter 9

6/e 7/e Comment


9.1 10.1
9.19 10.23
9.23 X
9.31 10.27
9.32 10.37
9.41 X
9.44 10.57
9.53 10.69
9.57 10.65
9.67 10.78
9.68 10.77
9.79 10.89
9.84 10.95

You might also like