10/31/2020 VLSI Physical Design: Physical Design (Power planning) Interview Question Part 5

More Create blog Sign In

VLSI Physical Design

Home About Us Floor Planning Power planning Placement Clock Tree Synthesis (CTS) Routing

Physical Verification Static Timing Analysis (STA) Signal Integrity Linux Basics CMOS Fundamental Low Power Design

Physical Design Course for Beginners Interview Questions Careers in VLSI

Follow VLSI Junction on Social Media

Sunday, 28 February 2016

Physical Design (Power planning) Interview Question Part 5

1. . How will you do power planning?

2. Power estimation
3. power pads estimation (core & IO)
4. core ring width calculation
5. EMIR considerations
6. SSO considerations
7. What are preroutes in your design?
8. How to power route multiVDD design?
9. Power domains, partitioning, power routing for multi domains, placement of power switches?
10. What are the various views of a macro or a cell?
11. What is the macro placement guidelines?
Contact Form
12. What all checks will you perform after Floor planning?
13. What if you allow the cell to be placed in the halo region around macro? Can you do that?
Name
Why?
14. If you import a LEF for a macro and you find out that the macro pins are moved from boundary
to center, what will be your approach?
Email *
15. How did you define your power structure for full chip?
16. How will you start power planning for your design?
17. EMIR & low power: Message *
18. How power is related with clock frequency?
19. Can we achieve lower power with more than one voltage supply?
20. Different low power techniques?
21. methods of leakage reduction?
22. What are the vectors of dynamic power? Send
23. How can you reduce dynamic power?
24. If you have both IR drop and congestion how will you fix it?
25. Is increasing power line width and providing more number of straps are the only solution to IR
drop?
26. Why higher metal layers are preferred for Vdd and Vss?
27. What is IR drop? How it affects timing? Search This Blog
28. What is EM and it effects? how to resolve EM?
Search
29. Techniques to avoid IR problems? Dynamic & Static
30. Do we have inactive blocks that we can shut off to reduce leakage power?
31. What are Retention registers?
Translate
32. Do we have blocks that can run at slower rate in certain modes? Can we reduce the
33. voltage during those modes? Select Language ▼
34. Give the various techniques you know to minimize power consumption for CMOS logic?
35. Give the expression for CMOS switching power dissipation?
36. List out the factors affecting power consumption on a chip?
37. Any custom routes of analog/power? What were the requirements of custom routes?
38. Any experience in low power techniques?
39. Any experience with multi Vt libraries?
40. What is total Static & dynamic power consumption in your design?

www.vlsijunction.com/2016/02/physical-design-power-planning.html 1/2
10/31/2020 VLSI Physical Design: Physical Design (Power planning) Interview Question Part 5

Posted by Akshay at 12:44 Blog Archive

► 2015 (115)
▼ 2016 (25)
1 comment:
► January (8)
▼ February (10)
interview hr 16 August 2016 at 08:19
Physical Design interview Questions
Tks very much for your post. With Answers P...
Physical Design Interview Question
Avoid surprises — interviews need preparation. Some questions come up time and time Part 1
again — usually about you, your experience and the job itself. We've gathered together the Physical Design Interview Question
most common questions so you can get your preparation off to a flying start. Part 2
STA Interview Questions Part 1
You also find all interview questions at link at the end of this post.
STA Interview Questions Part 2

Source: Download Ebook: Ultimate Guide To Job Interview Questions Answers: STA Interview Question Part 3
Physical Design Interview Question
Best rgs Part 3

Reply Physical Design (Floorplanning)

interview Question...
Physical Design (Power planning)
Interview Questio...
Enter your comment...
Physical Design (VLSI) Interview
Questions Links

► March (4)

Comment as: ► November (1)

tangaturuvenka Sign out
► December (2)

► 2017 (7)
Publish Preview Notify me
► 2018 (1)
► 2019 (15)
► 2020 (1)
Newer Post Home Older Post

Followers
Subscribe to: Post Comments (Atom)
Followers (95) Next

Follow

Awesome Inc. theme. Powered by Blogger.

www.vlsijunction.com/2016/02/physical-design-power-planning.html 2/2