Scribd Logo
Upload

Welcome to Scribd!

  • Ejercicio 3 Sumador VHDL

    Uploaded by

    Alex Santana
    15 views1 page
    This document describes a generic N-bit unsigned adder. It defines an adder entity with generic bit width N that takes two N-bit input vectors x0 and x1 and outputs their N-bit sum in vector y. The architecture prepends each input with a 0 bit to make them unsigned, performs an unsigned addition of the two extended inputs, and assigns the result to the output y.

    Original Description:

    Original Title

    Ejercicio 3 Sumador Vhdl

    Copyright

    © © All Rights Reserved

    Available Formats

    RTF, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes a generic N-bit unsigned adder. It defines an adder entity with generic bit width N that takes two N-bit input vectors x0 and x1 and outputs their N-bit sum in vector y. The architecture prepends each input with a 0 bit to make them unsigned, performs an unsigned addition of the two extended inputs, and assigns the result to the output y.

    Copyright:

    © All Rights Reserved
    Download as RTF, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    15 views1 page

    Ejercicio 3 Sumador VHDL

    Uploaded by

    Alex Santana
    This document describes a generic N-bit unsigned adder. It defines an adder entity with generic bit width N that takes two N-bit input vectors x0 and x1 and outputs their N-bit sum in vector y. The architecture prepends each input with a 0 bit to make them unsigned, performs an unsigned addition of the two extended inputs, and assigns the result to the output y.

    Copyright:

    © All Rights Reserved
    Download as RTF, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    EJERCICIO CLASE 3 SUMADOR:

    --un sumador sin signo generico de N bits

    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

    entity adder is
    generic(N : natural :=8);
    port(
         x0 : in std_logic_vector(N-1 downto 0);
         x1 : in std_logic_vector(N-1 downto 0);
         y  : out std_logic_vector(N downto 0)
    );
    end adder;
    architecture arq_sum of adder is
    signal aux0 : unsigned(N downto 0);
    signal aux1 : unsigned(N downto 0);
    begin
    aux0 <= '0' & unsigned(x0);
    aux1 <= '0' & unsigned(x1);
    y<= std_logic_vector(aux0 + aux1);
    end arq_sum;

    You might also like