Professional Documents
Culture Documents
DESCRIPTION 3
This power MOSFET is designed using the 1
2
s)
company’s consolidated strip layout-based MESH
OVERLAY process. This technology matches
c t(
and improves the performances compared with
TO-220
d u
standard parts from various sources.
r o
APPLICATIONS
e P
■ HIGH CURRENT, HIGH SPEED SWITCHING
le t
INTERNAL SCHEMATIC DIAGRAM
■ DC-AC CONVERTERS FOR WELDING
Ob
) -
( s
u ct
o d
ABSOLUTE MAXIMUM RATINGS
Pr
Symbol
b s V GS Gate-source Voltage
Drain Current (continuous) at T c = 25 o C
± 20 V
O ID
ID
IDM (•)
Drain Current (continuous) at T c = 100 o C
Drain Current (pulsed)
2
3.9
25
A
A
A
P tot Total Dissipation at T c = 25 o C 125 W
Derating Factor 1.0 W/ o C
dv/dt( 1 ) Peak Diode Recovery voltage slope 3 V/ns
o
T stg Storage Temperature -65 to 150 C
o
Tj Max. Operating Junction Temperature 150 C
(•) Pulse width limited by safe operating area (1) ISD ≤ 6.2 A, di/dt ≤ 80 A/µs, VDD ≤ V(BR)DSS, Tj ≤ TJMAX
THERMAL DATA
o
R thj-case Thermal Resistance Junction-case Max 1.0 C/W
Rthj-amb Thermal Resistance Junction-ambient Max 62.5 oC/W
o
R thc-sink Thermal Resistance Case-sink Typ 0.5 C/W
o
Tl Maximum Lead Temperature For Soldering Purpose 300 C
AVALANCHE CHARACTERISTICS
s)
t(
Symbol Parameter Test Conditions Min. Typ. Max. Unit
uc
V (BR)DSS Drain-source I D = 250 µA VGS = 0 600 V
Breakdown Voltage
od
I DSS Zero Gate Voltage V DS = Max Rating 1 µA
r
o
Drain Current (V GS = 0) V DS = Max Rating T c = 125 C 50 µA
I GSS Gate-body Leakage
Current (V DS = 0)
V GS = ± 20 V
e P ± 100 nA
le t
ON (∗)
s o
Symbol
V GS(th)
Parameter
Gate Threshold V DS = VGS
Ob
Test Conditions
ID = 250 µA
Min.
2
Typ.
3
Max.
4
Unit
V
Voltage
-
(s)
R DS(on) Static Drain-source On V GS = 10V I D = 3.7 A 1.0 1.2 Ω
Resistance
ID(on)
c t
On State Drain Current V DS > I D(on) x R DS(on)max 6.2 A
d u
V GS = 10 V
DYNAMIC
r o
Symbol
e P
Parameter Test Conditions Min. Typ. Max. Unit
g fs (∗)
l et
Forward
Transconductance
V DS > I D(on) x R DS(on)max I D = 3.7 A 4.7 S
o
bs
C iss Input Capacitance V DS = 25 V f = 1 MHz V GS = 0 1300 pF
C oss Output Capacitance 180 pF
2/8
IRFBC40
SWITCHING OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
t r(Voff) Off-voltage Rise Time V DD = 480 V I D = 6.2 A 8 ns
tf Fall Time R G = 4.7 Ω V GS = 10 V 5 ns
tc Cross-over Time (see test circuit, figure 5) 15 ns
s)
SOURCE DRAIN DIODE
c t(
Symbol Parameter Test Conditions Min. Typ.
d u Max. Unit
I SD
I SDM (•)
Source-drain Current
Source-drain Current
r o 6.2
25
A
A
V SD (∗)
(pulsed)
Forward On Voltage I SD = 6.2 A V GS = 0
e P 1.6 V
t rr Reverse Recovery I SD =6.2 A di/dt = 100 A/µs
o
le t 530 ns
Q rr
Time
Reverse Recovery
V DD = 100 V
o
T j = 150 C
s
(see test circuit, figure 5) 4.5 µC
I RRM
Charge
Reverse Recovery
Ob 17 A
Current
(∗) Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %
) -
(•) Pulse width limited by safe operating area
( s
u ct
o d
Safe Operating Area
Pr Thermal Impedance
et e
o l
b s
O
3/8
IRFBC40
s)
Transconductance Static Drain-source On Resistance
c t(
d u
r o
e P
le t
s o
Ob
) -
( s
u ct
o d
Pr
Gate Charge vs Gate-source Voltage Capacitance Variations
et e
o l
b s
O
4/8
IRFBC40
s)
Source-drain Diode Forward Characteristics
c t(
d u
r o
e P
le t
s o
Ob
) -
( s
u ct
o d
Pr
et e
o l
b s
O
5/8
IRFBC40
Fig. 1: Unclamped Inductive Load Test Circuit Fig. 1: Unclamped Inductive Waveform
s)
Fig. 3: Switching Times Test Circuits For Fig. 4: Gate Charge test Circuit
c t(
Resistive Load
d u
r o
e P
le t
s o
Ob
) -
( s
u ct
o d
Pr
Fig. 5: Test Circuit For Inductive Load Switching
And Diode Recovery Times
et e
o l
b s
O
6/8
IRFBC40
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 4.40 4.60 0.173 0.181
C 1.23 1.32 0.048 0.051
D 2.40 2.72 0.094 0.107
D1 1.27 0.050
E 0.49 0.70 0.019 0.027
F 0.61 0.88 0.024 0.034
F1 1.14 1.70 0.044 0.067
F2 1.14 1.70 0.044 0.067
G 4.95 5.15 0.194 0.203
G1 2.4 2.7 0.094
)
0.106
s
H2
L2
10.0
16.4
10.40 0.393
0.645
c t(0.409
e
0.244 P 0.620
0.260
L9 3.5 3.93
le t
0.137 0.154
so
DIA. 3.75 3.85 0.147 0.151
Ob E
-
A
)
D
s
C
ct (
D1
d u
r o L2
P
F1
et e
o l
s
G1
H2
b
G
O Dia.
F
F2
L5
L9
L7
L6 L4
P011C
7/8
IRFBC40
s)
c t(
d u
r o
e P
le t
s o
Ob
) -
( s
u ct
o d
Pr
et e
o l
b s
O
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics