Professional Documents
Culture Documents
VLSI Design
COURSE PLAN
Sr.
Wee
No Module Name
k
.
Preliminaries; Current and voltage; Electrical elements and circuits; Kirchhoff's laws,
1 1
Basic elements: Voltage and current sources, R, L, C, M; Linearity of elements
2 2 Elements in series and parallel, Controlled sources
3 3 Power and energy in electrical elements, Circuit Analysis Methods
4 4 Nodal analysis, Extending nodal analysis with different sources
5 5 Mesh analysis, Circuit theorems
6 6 More circuit theorems, Two port parameters
7 7 Two port parameters continued, Reciprocity in resistive networks
8 8 Opamp and negative feedback, Opamps cont'd: Example circuits and additional topics
9 9 First Order Circuits, First Order Circuits cont'd
First order circuits with time-varying inputs, Sinusoidal steady state response and total
10 10
response
11 11 Second order system-Natural response, Second order system-Cont'd
Direct calculation of steady state response from equivalent components, Magnitude and
12 12
Phase plots; Maximum power transfer theorem
COURSE PLAN
Sr.
No Week Module Name
.
1 1 Basic Circuit Elements and Waveforms
2 2 Mesh and Node Analysis
3 3 Network Theorems -1
4 4 Network Theorems -2
5 5 First Order and Second Order Networks
6 6 The Laplace Transform and Its Application
7 7 Circuit Analysis Using Laplace Transform
8 8 Two port Network
9 9 Sinusoidal Steady State Analysis -1
10 10 Sinusoidal Steady State Analysis -2
11 11 State Variable Analysis
12 12 Analogous Systems
COURSE PLAN
Sr.
Wee
No Module Name
k
.
1 1 Introduction to Network, circuit elements & sources. KVL & KCL
2 2 Solution of linear differential equation with different excitation.
3 3 Deeper look into energy storing elements: inductor and capacitor.
4 4 Ideal and practical voltage & current sources.
5 5 Mesh and nodal analysis of networks.
Transforming voltage to current source and vice-versa.Thevenin / Norton’s
6 6
equivalent circuit.
7 7 Tellegen Theorem and its implication. Theory of reciprocity. Network function.
8 8 Two-port network: Z-parameters, Y-parameters, h-parameters & ABCD parameters.
9 9 Definition of graph & tree of a network. Cut-set matrix.
10 10 [A],[B] & [Q] matrices : Relationship among them
11 11 Tutorial -1
12 12 Tutorial -2
COURSE PLAN
Sr. Week Module Name
No.
Non-linear circuit analysis, diodes, load line concepts, introduction to the
1 1
MOSFET
DC operating point, biasing the MOSFET, small signal model of the
2 2
MOSFET, small signal analysis
Thevenin and Norton models, common source, common gate, common
3 3
drain Circuits
Source degenerated common source amplifier, cascode and cascaded
4 4
circuits
Current sources and current mirrors, biasing with current sources, constant
5 5
gm circuits
Differential amplifiers, common mode and differential mode gains, CMRR,
6 6
structure of a complete amplifier
Folded cascode differential amplifier, self-biased active-load differential
7 7
Amplifier
Feedback: examples of feedback amplifiers, current and voltage sensing,
8 8
current and voltage feedback; op-amps and op-amp circuits
High frequency model of the MOSFET, revision of common-gate,
9 9 common- source, common-drain circuits; poles and zeros in the transfer
function
Poles and zeros of cascode amplifier, Miller theorem, phase margin, unity
10 10
gain bandwidth, compensation of the cascaded amplifier
Voltage regulators, LDOs, stability of regulators, power supply rejection,
11 11
bandwidth
Power amplifiers, audio power amplifier, class-A/class-AB/class-B/class-C;
12 12
push-pull class-AB power amplifier
COURSE PLAN
Sr. Wee
Module Name
No. k
Introduction, Poles and Zeros, Ideal Opamp, Applications of OPAMP – Inverting and
1 1
Non Inverting Amplifier
Applications of OPAMP (Contd) – Summer Amplifier, difference Amplifier, Integrator,
2 2
Differentiator
Non Idealities in an OPAMP – Finite Gain, Bandwidth, Slew Rate, Saturation, Offset
3 3
Voltage, Bias Current
4 4 Bode Plots, Frequency Response, Millers Theorem, Feedback, Effect of Feedback
5 5 Stability, Nyquist Plot, Phase Margin, Gain margin, Frequency Compensation
Filter design, Butterworth and Chebyshev Filters Non Linear Applications of Filters –
6 6
Limiters, Oscillators, Multivibrators
7 7 Diodes, Basic BJT Circuits
8 8 Basic BJT based circuits
COURSE PLAN
Sr.
Wee
No Module Name
k
.
1 1 Introduction of this course; Objective of the course; Revisit to pre-requisite topics;
Starting with simple diode circuit and its analysis.
Revisiting BJT - operation and characteristic equations. Revisiting MOSFET - operation
2 2
and characteristic equations
Analysis of simple non-linear circuits (containing one transistor) and introducing the
notion of signal amplification. Input-output transfer characteristic of a non-linear circuit.
3 3
Linearization of input-output transfer characteristic of a non-linear circuit and introducing
the notion of small signal equivalent circuit. Small signal models of transistors.
Amplifier models (equivalent circuits): voltage amplifier, current amplifier, trans-
conductance amplifier and trans-resistance amplifier. Cascading of multiple amplifiers.
4 4 Common emitter (CE) amplifier – biasing, operation, analysis numerical examples and
design guidelines. Common source (CS) amplifier – biasing, operation, analysis,
Numerical examples and design guidelines.
Frequency response of CE and CS amplifiers. Frequency response of CE and CS
5 5 amplifiers considering High frequency models of BJT and MOSFET. Limitations of
CE/CS amplifiers and hence the need of buffers.
Common Collector (CC) and Common Drain (CD) amplifiers– biasing, operation,
6 6 analysis and design. Common Base (CB) and Common Gate (CG) amplifier – biasing,
operation, analysis and design.
Multi transistor Amplifiers (operation and analysis): CE-CC; CS-CD; CC-CC; Darlington
7 7
pair; Cascode amplifiers (CS-CB and CS-CG); Amplifier with active load
Single-ended signaling vs. differential signaling, Differential amplifier: Basic structure
8 8 and principle of operation, analysis for differential mode gain, common mode gain, ICMR
and output swing
Current mirror- operation and analysis, Use of current mirror as bias circuit in amplifiers
9 9 such as in CE/CS, CC/CD, CB/CG and Differential amplifier. Use of current mirror as
signal mirror.
Feedback system: Basic feedback theory; Four different feedback configurations and their
10 10 characteristics. Effects of feedback on frequency response of an amplifier. Application of
feedback in practical circuits.
Oscillation in feedback system and oscillation criterion, Stability analysis of a feedback
11 11 system, Two-stage differential amplifier and its stability analysis in feedback
configuration.
Oscillator: Phase-shift and LC based sinusoidal oscillators. Comparator. Square wave
12 12 generator (Optional) : Power efficiency of an amplifier, Different modes of operation of
amplifiers and their power efficiency: Class A, Class B, Class AB and Class C
Pre Requisites: First course on linear circuit analysis, A basic course on Semiconductor Devices and Digital
Electronics. A course on Computer Organization will be also helpful (though not strictly required).
Industry Support: Cadence; Synopsys; ST Microelectronics; NXP Semiconductors; Semiconductor
Complex Limited; Design House in general
COURSE PLAN
Sr.
Wee
No Module Name
k
.
1 1 Bipolar Junction Transistor
2 2 MOS Transistor Basics
3 3 CMOS Inverter Basics
4 4 Biasing of MOS Amplifier and its behavior
5 5 Multistage and Differential Amplifier
s-domain analysis, Transfer function, Poles and Zeros, High Frequency Response of
6 6
CS Configuration, Differential Amplifier, Cascade Connection and its Operation
General Feedback structure and properties of negative feedback, Basic Feedback
7 7 and CE Amplifier, Frequency Response of CC and SF Configuration, Frequency
Response of the Differential Amplifier, Cascade Connection and its Operation
8 8 Operational Amplifier
Butterworth and Chebyshev Filters, First and Second Order Filter Functions,
9 9 Switched Capacitor based filters, Single-Amplifier Biquadratic Filters, Second
Order LCR Resonator.
10 10 Combinational Logic Design-I,II,III & IV
11 11 Sequential Logic Design
12 12 Clock Strategies for Sequential Design
Pre Requisites: Basic understanding of diode, transistor operation. If this is not covered in 10+2 Board of
the students then the same may be studied from Basic Electronics or Analog Electronic Circuits course.
COURSE PLAN
Sr. Wee
Module Name
No. k
Introduction; Relation between switching and logic operation; Use of Diode and
1 1 Transistor as switch; Concept of noise margin, fanout, propagation delay; TTL,
Schottky TTL, Tristate; CMOS Logic, Interfacing TTL with CMOS
Basic logic gates, Universality of NAND, NOR gates, AND-OR-Invert gates, Positive
2 2 and Negative Logic; Boolean Algebra axioms and basic theorems; Standard and
canonical representations of logic
Minimization using Entered Variable Map, Minimization of multiple output functions,
3 3
Minimization using QM algorithm
Multiplexer; Demultiplexer / Decoder, BCD to 7-segment decoder driver; Encoder,
4 4
Priority encoder; Parity generator and checker
Number systems-binary, Signed binary, Octal, hexadecimal number; Binary
5 5
arithmetic, One’s and two’s complements arithmetic
Carry look ahead adder; Magnitude comparator; ALU; Error detecting and correcting
6 6
codes
Bistable latch, SR, D, JK, T Flip-Flop: level triggered, edge triggered, master – slave,
7 7
Various representations of flip-flops
Register, Shift register, Universal shift register; Application of shift register: ring
8 8
counter,
Up and down counter, Ripple (asynchronous) counters, Synchronous counters;
9 9
Counter design using flip-flops
10 10 Design of synchronous sequential circuit using Mealy model and Moore model
Digital to analog converters: weighted resistor/converter, binary ladder, converter,
11 11
accuracy and resolution; Analog to digital converter
Memory organization and operation, Memory expansion; Memory cell; Different
12 12
types of memory
COURSE PLAN
Sr.No Wee
Module Name
. k
1 1 Introduction, Number System
2 2 Boolean Algebra
3 3 Combinational function minimization – K Map, Boolean identities
4 4 Logic Gates
5 5 Arithmetic circuits, Code converters
6 6 Multiplexers, Decoders, PLA
7 7 Sequential Circuits – Latches and Flip-ops
8 8 Counters, Shift Registers, Finite State Machines
9 9 Data Converters – Sample and hold circuits, ADCs, DACs
10 10 Semiconductor Memories – ROM, SRAM, DRAM
11 11 Microprocessor 8085 – Part I
12 12 Microprocessor 8085 – Part II
COURSE PLAN
Wee
Sr.No. Module Name
k
1 1 Excursion in Quantum Mechanics
2 2 Excursion in Solid State Physics
3 3 Density of States, Fermi Function and Doping
4 4 Recombination-Generation, Charge Transport and Continuity Equation
5 5 Metal-Semiconductor (MS) Junctions
6 6 PN Junctions
7 7 Bipolar Junction Transistors (BJT)
8 8 Metal Oxide Semiconductor Capacitors (MOSCAP) and CV Characteristics
9 9 Metal Oxide Semiconductor Field Effect Transistors (MOSFET)
10 10 MOSFET Continued
11 11 Connections: Circuit Design to Device Physics
12 12 Thin Film Transistors
COURSE PLAN
Wee
Sr.No. Module Name
k
Introduction: General processor architecture, Microprocessors,
1 1
Microcontrollers
2 2 8085 – Part I
3 3 8085 – Part II
4 4 8085 – Part III
5 5 8085 – Part IV
6 6 8051 – Part I
7 7 8051 – Part II
8 8 PIC, AVR
9 9 ARM – Part I
10 10 ARM – Part II
11 11 Interfacing examples – Part I
12 12 Interfacing examples – Part II
Pre Requisites: Basic concepts in digital circuit design, Familiarity with a programming language like C or
C++
Industry Support: Intel, Cadence, Mentor Graphics, Synopsys, Xilinx
COURSE PLAN
Wee
Sr.No. Module Name
k
1 1 Introduction to digital circuit design flow
2 2 Verilog variables, operators and language constructs
3 3 Modeling combinational circuits using Verilog
4 4 Modeling sequential circuits using Verilog
5 5 Verilog test benches and design simulation
6 6 Behavioral versus structural design modeling
7 7 Behavioral versus structural design modeling
8 8 Processor design using Verilog
7.VLSI PHYSICAL DESIGN
COURSE PLAN
Sr.No. Week Module Name
1 1 Introduction to physical design automaton
2 2 Partitioning Floor planning and Placement
3 3 Grid Routing and Global Routing
4 4 Detailed Routing and Clock Design
5 5 Clock Routing and Power/Ground
6 6 Static Timing Analysis and Timing Closure
7 7 Physical Synthesis and Performance Driven Design Flow
8 8 Interconnect Modeling and Layout Compaction
9 9 Introduction to Testing Fault Modeling and Simulation
10 10 Test Pattern Generation DFT and BIST
11 11 Low Power Design Techniques
12 12 Low Power Design Techniques (contd.)
8. MAPPING SIGNAL PROCESSING ALGORITHMS TO ARCHITECTURES
Pre Requisites: Digital Design fundamentals (UG) - Digital Signal Processing (UG) - Processor
architecture (UG)
COURSE PLAN
Wee
Sr.No. Module Name
k
1 1 Review: Digital systems, DSP, computer architecture
2 2 DSP system models; quality metrics and bounds; number representations
3 3 DSP system models; quality metrics and bounds; number representations (contd)
Implementation: dedicated hardware; transforms; resource sharing; Scheduling: time
4 4
and resource bounds; allocation, binding, scheduling; techniques
Implementation: dedicated hardware; transforms; resource sharing; Scheduling: time
5 5
and resource bounds; allocation, binding, scheduling; techniques (contd)
Implementation: dedicated hardware; transforms; resource sharing; Scheduling: time
6 6
and resource bounds; allocation, binding, scheduling; techniques (contd)
Architectures: programmable systems; FSMs and microprograms; instruction
7 7
extensions; peripheral accelerators
Architectures: programmable systems; FSMs and microprograms; instruction
8 8
extensions; peripheral accelerators (contd)
Architectures: programmable systems; FSMs and microprograms; instruction
9 9
extensions; peripheral accelerators (contd)
10 10 Memory and communication systems: bus structures; DMA; networks-on-chip
Memory and communication systems: bus structures; DMA; networks-on-chip
11 11
(contd)
12 12 Specialized architectures: Systolic arrays; CORDIC; GPU
9. DIGITAL IC DESIGN
Pre Requisites: A course on digital logic design is a must for doing this course
Industry Support: All VLSI Design companies
COURSE PLAN
Sr.No. Week Module Name
1 1 The CMOS Inverter construction and Voltage Transfer Characteristics
2 2 Resistance and Capacitance and transient response.
3 3 Dynamic, Short Circuit and Leakage power – Stacking Effect
4 4 Combinational Circuit Design and capacitance
5 5 Parasitic Delay, Logical Effort and Electrical Effort
6 6 Gate sizing and Buffering
7 7 Asymmetric gate, Skewed gates, Ratio’ed logic
8 8 Dynamic Gates and Domino logic and Static Timing Analysis
Sequential circuits and feedback. Various D flip flop circuits – Static
9 9
and Dynamic
Setup and Hold Time measurement. Timing analysis of latch/ flop
10 10
based systems
Adders – Mirror adder, Carry Skip adder, Carry Select adder, Square
11 11
Root adder
Multipliers – Signed and Unsigned arithmetic, Carry Save Multiplier
12 12
implementation
Pre Requisites: Analog Circuits or equivalent or industry experience in analog circuit design.
Industry Support: QUALCOMM, Texas Instruments, Intel, Sankalp Semiconductor, NXP
Semiconductors, ST Microelectronics, Samsung, Microchip, ON semiconductor, Infineon, Renesas, Analog
Devices.
COURSE PLAN
Sr.No. Week Module Name
1 1 Introduction to power management
2 2 Band gap voltage reference, PTAT and CTAT voltage reference
Review of 2nd order system, relationship between damping factor and
3 3
phase margin
4 4 Load regulation and output impedance of LDO
Basic concept of switching regulator, inductor ripple current, volt-
5 5
second balance
6 6 Output voltage ripple in dc-dc converter, ripple voltage vs. duty cycle
Compensating a voltage mode buck converter, type-I(integral)
7 7
compensation
8 8 Current mode control
9 9 Hysteretic control, stability issues with hysteretic control
10 10 Selecting buck topology, switching frequency and external components
Choosing type of regulator in multi-chip system, selecting process node
11 11
for PMIC
12 12 Introduction to advanced topics in PMIC
COURSE PLAN
Sr.No. Week Module Name
1 1 8086 Architecture
2 2 8086 Pins and Signals
3 3 8086 Instruction Set I
4 4 8086 Instruction Set II
5 5 8086 Instruction Set III
6 6 8086 Instruction Set IV
7 7 8086 Programming I
8 8 8086 Programming II
9 9 Memory Interfacing
10 10 8255 Interfacing Examples
11 11 Interfacing of DC and Stepper Motors
12 12 Interfacing of Key board, Display,USART
1 1 Introduction to Verilog
3 3 Behavioral modelling I
4 4 Behavioral modelling II
3 3 Interconnects
4 4 Interconnects (Contd.)
5 5 Power
6 6 Power (Contd)
7 7 Sequential design
8 8 Sequential design (Contd)
9 9 Combinational Circuit families
10 10 Subsystems
11 11 Subsystems (Contd)
12 12 Approximate Computing