You are on page 1of 2

NATIONAL INSTITUTE OF TECHNOLOGY, ROURKELA-769008

END-SEMESTER EXAMINATION, 2018 – 2019 (SPRING)


SEMESTER: 8th/2nd DUAL DEGREE/M.TECH.
Subject Name: Analog and Mixed Signal VLSI Circuits
Subject Code: EC6202/EC622 Dept. Code: EC
No. of Pages: 2 Full Marks: 50 Duration: 3hrs.
Answer all the questions
Instruction:
For all the designs consider the following design parameters unless stated otherwise. Kn/ = 100 µA/V2,
Kp/ = 50 µA/V2, VTN = |VTP|=0.4 V, λn= λp=0.01, VDD = 1.8 V, channel length (L) for all transistors =1
µm.
Q. No. Marks
1. (a) Derive the expression of Iref for the current reference in Fig. 1. Find out the 7
condition for which the circuit will be stable.

(b) Design this current reference for Iref = 100 µA. 3

2. (a) Find out the expression of Vout for the voltage reference shown in Fig. 2. Find out 5
the condition for which the temperature co-efficient of Vout is zero.
(b) Design this voltage reference and find out the output voltage for which 5
temperature coefficient is zero. Consider that the temperature coefficient of VBE
(0.7 V) is -1.5 mV/oK at 300 oK.
3. (a) Draw a ZTC current reference circuit and explain its operation. 3
(b) For the differential amplifier shown in Fig. 3, the input common-mode voltage is 7
0.9 V, Itail = 100 µA and output common-mode voltage be 0.9 V.

(i) Find out W/L for transistor M1, M2, M3


(ii) Find out VS and Av. 
(iii) Find out the input common-mode voltage range. 
 

 
   
 
4. Design a two stage op-amp, shown in Fig. 4, with the following specifications: 10
CL=10 pF, Cc = 1pF, SR>10 V/µs, ICMR = 0.6 V to 1.5 V, VDD = 1.8 V, (W/L)1 =
20/1, (W/L)6 = 2(W/L)4, Cox = 10 fF/ µm2. Take all the channel lengths as 1 um.

(i) Find out W/L for all the transistors.


(ii) Find out the total voltage gain Av.
(iii) Find out the poles before and after adding compensating capacitor Cc.
(iv) Comment on the stability of the op-amp in closed-loop.
 

 
5. (a) Describe the operation of a SAR type ADC. Compare its performance with Flash 5
type ADC.
(b) How does a Phase Lock Loop (PLL) work? Describe with block diagram. Explain 5
the working of a Phase Detector (PD).

You might also like