Professional Documents
Culture Documents
Cell/002
Assignment – 1
Problem Solving
B.Tech. ‐ ECE
Course Category: Program Core
Course Code/Course Title: 1152EC104/ANALOG VLSI DESIGN Max. Marks: 5 marks
Semester: EVEN Date of Submission: 06‐04‐2022
Section: A
Achievable Course Outcomes
Identify the mathematical models in CMOS analog electronics circuits.
CO1 K3 Level
Discuss the Analog CMOS Sub circuits like reference Current Source and
CO2 K2 Level
current mirrors.
Expectation:
The student should be able to
o Identify the modelling to be used for MOSFET operation (PO2)
o Provides the designing of Reference Circuits (PO3)
Course Relevance
Assignment Topics/Questions Marks Level
Outcome with POs
CC HOD
ECE/Exam Cell/002
8 5
The ID-VDS characteristics for a MOS device VBS if ID CO1 K3 PO1
9 = 40 uA, Vs s = 0 V, and VGS = 1.8 V draw the graph 5
with explanation.
When the gate – to – source voltage (VGS) of a
MOSFET with threshold voltage of 400 mV, working in CO1 K3
saturation is 900 mV, the drain current is observed to be
10 1 mA. Neglecting the channel width modulation effect 5 PO3
and assuming that the MOSFET is operating at
saturation, the drain current for an applied VGS of 1400
mV.
13 5
CC HOD
ECE/Exam Cell/002
CO2
Design a simple voltage reference circuit with K3 PO1
14 expression.
5
Design a simple current mirror using a current of 1 μA CO2
15 and VGS of 1 volt.
5 K3 PO2
The drain of an n – channel MOSFET is shorted to the CO1
gate so that 𝑉𝐺𝑆 = 𝑉𝐷𝑆 . The threshold voltage (VT) of K3 PO1
16 MOSFET is 1 V. If the drain current (ID) is 1 mA for
5
VGS = 2 V, then for 𝑉𝐺𝑆 = 3 𝑉, ID.
The measured Transconductance 𝑔𝑚 of an NMOS CO1
transistor operating in the linear region is plotted against K3
17 5 PO2
voltage VG at a Constant drain voltage VD. Draw the
graph and explain.
A depletion type N – channel MOSFET in biased in its CO2
linear region for use as a voltage controlled resistor . K3
Assume threshold voltage 𝑉𝑇𝐻 = 0.5𝑉 , 𝑉𝐺𝑆 = 2.0𝑉 , PO1
18 5
𝑉𝐷𝑆 = 5𝑉 , 𝑊∕𝐿 = 100, 𝐶𝑂𝑋 = 10−8 𝐹/𝑐𝑚2 and 𝜇𝑛 =
800 𝑐𝑚2∕𝑉 − 𝑠. The value of the resistance of the voltage
controlled resistor (Ω).
Consider the following two situations about the internal CO1
conditions in an n – channel MOSFET operating in the K3
19 active region. S1: The inversion charge decreases from 5 PO2
source to drain and S2 : The channel potential increases
from source to drain. Justify your answer.
CO2
The Design of a Bandgap-Voltage Reference circuit with K3 PO3
20 MOSFET.
5
Draw the ID-VGS characteristics of the MOS device CO1
21 VBS if ID = 40 uA, Vs s = 0 V, and VGS = 1.8 V with K3 PO2
explanation.
The slope of the 𝐼𝐷 𝑣𝑠 . 𝑉𝐺𝑆 curve of an n – channel CO1
MOSFET in linear region is 10−3 Ω−1 at 𝑉𝐷𝑆 = 0.1𝑉 . K3 PO9
22 For the same device, neglecting channel length 5
modulation, the slope of the √𝐼𝐷 𝑣𝑠 𝑉𝐺𝑆 curve (𝑖𝑛 √𝐴∕𝑉)
under saturation region is approximately. Draw the graph
Calculate the small signal conductance parameters for CO1
K3 PO1
23 the nMOS device for which W = 10 un and L = 3 un), 5
biased with VGS = 3 V, VSB = 2 V, and VDS = 2.5 V.
What is the body effect in MOSFET and how it can be CO1
24 avoided?
5 K3 PO2
CC HOD
ECE/Exam Cell/002
For a cascode current mirror made using 15/5 devices, CO2
26 calculate the value of the small signal output resistance 5 K3 PO2
of the Wilson current mirror.
Calculate the small signal conductance parameters for CO1
the nMOS device for which W = 10 un and L = 3 un), K3
PO1
27 biased with VGS = 3 V, VSB = 2 V, and VDS = 2.5 V. 5
assume that VGS is decreased so that ID = 2 nA. Find
the small-signal conductance parameters.
CO2
28 Design a simple current reference circuit with expression 5 K3 PO2
PO1
31 5
K1‐Remember K2‐Understand K3‐Apply K4‐Analyze K5 –Evaluate K6 –Create
CC HOD
ECE/Exam Cell/002
Question Allotment
Sl.No First name VTU No Question Date of
No Submission
CC HOD
ECE/Exam Cell/002
CC HOD