Professional Documents
Culture Documents
Related Articles
Physical understanding of negative bias temperature instability below room temperature
J. Appl. Phys. 112, 104514 (2012)
Lg=60nm recessed In0.7Ga0.3As metal-oxide-semiconductor field-effect transistors with Al2O3 insulator
Appl. Phys. Lett. 101, 223507 (2012)
The mechanisms of random trap fluctuation in metal oxide semiconductor field effect transistors
Appl. Phys. Lett. 101, 223505 (2012)
Solution processable carbon nanotube network thin-film transistors operated in electrolytic solutions at various
pH
Appl. Phys. Lett. 101, 223101 (2012)
The suppressed negative bias illumination-induced instability in In-Ga-Zn–O thin film transistors with fringe field
structure
Appl. Phys. Lett. 101, 223502 (2012)
Downloaded 29 Nov 2012 to 202.3.77.183. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions
APPLIED PHYSICS LETTERS 90, 033504 共2007兲
Recently, the ambipolar operation of organic field effect technique to investigate the behavior of carriers in the
transitors 共OFETs兲 has attracted much attention in relation to OFETs.6,7 In order to suppress the proposed trap effect of the
light-emitting transistors and a complementary metal-oxide SiO2 surface, a hydroxyl-free material, a long chain alkane,
semiconductor logic circuit.1–4 In this operation mode, the tetratetracontane 共TTC兲 共C44H90兲 was deposited on the sur-
charges that accumulated at the channel can be switched be- face. This molecule is well known to form a well-ordered
tween the hole and electron by changing the polarity of the film,8 and the insertion into an organic/metal interface in-
gate voltage. duces an improvement of the carrier injection properties.9
Two mechanisms are proposed for explaining the ambi- We revealed that the TTC layer is effective for suppress-
polar operation. One is the control of the local Fermi level in ing the electron trap effect of the SiO2 layer. For the exami-
the organic/dielectric interface region as in the case of inor- nation of the ambipolar operation, we investigated the pen-
ganic semiconductors; the accumulation, depletion, and in- tacene FET with an aluminum electrode. We found that the
version of the majority carriers are induced by the change in electron and hole injections occur with and without the TTC
the gate bias. The other is the charge injection from the layer, respectively. By patterning the TTC layer to combine
source and drain electrodes into the organic semiconducting both injection modes, we fabricated an ambipolar pentacene
layer;5 electron injection and hole injection can be switched FET with a single kind of metal electrode. The observed
by the gate voltage. Although an ambipolar operation is re- ambipolar operation was discussed on the basis of these two
alized for various types of OFETs mainly due to the latter models.
model,1–4 understanding of the operation mechanism is not The structure of the FET fabricated in this study was the
well established. top contact type. A p-type Si共100兲 wafer with resistances
Very recently, it was reported that the remaining OH ⬍0.01 ⍀ cm was thermally oxidized and used as the sub-
group at the dielectric layer works as an electron trap.4 This strate of the FET structures. The thickness of the oxide layer
trap effect disturbs the n-type operation of the ambipolar was approximately 100 nm. Pentacene and fullerene 共WAKO
OFET, especially in the case of the SiO2 dielectric layer Pure Chemical Industries, Ltd.兲 共99.9% purity兲 were twice
which has been widely used for fabricating the OFETs. purified by vacuum sublimation. The organic material
Therefore, the above two models should be examined using 共100 nm thick兲 was deposited on the SiO2 substrate, and then
the OH-free dielectric surface. In addition, not only the mea- the source and drain electrodes 共Au or Al兲 were evaporated.
surement of the transfer characteristics of the OFET but also The fabricated FETs were quickly transferred to a measure-
the complimentary method to investigate the charge carriers ment chamber through a glove box without being exposed to
accumulated in the channel is also necessary using another air. The working pressure during the measurements was on
electric measurement. the order of 10−4 Pa. The DCM measurements were per-
In this study, a displacement current measurement formed with HP4140B by applying a ramp voltage to the
共DCM兲 method was performed to explore the mechanism of gate electrode with the ramp rate of 0.1 V / s.
the ambipolar operation. We reported the advantages of this Figure 1 shows the DCM curves of the fullerene FETs
with and without inserting a TTC layer 共30 nm thick兲 be-
a兲
Electronic mail: ishii130@faculty.chiba-u.jp tween the C60 and SiO2 layers. For the DCM, the source and
FIG. 1. 关共a兲 and 共b兲兴 Schematic diagrams of the device structures of C60 FET
with and without TTC layer, respectively. 共c兲 DCM results of C60 FET 共gray
circles兲 and C60 FET with inserted TTC layer 共black circles兲. The direction
of the voltage scan is indicated by the arrows. The TTC insertion drastically
improves the horizontal asymmetry, indicating the suppression of the elec-
tron trap on the SiO2 surface.
Downloaded 29 Nov 2012 to 202.3.77.183. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions