Professional Documents
Culture Documents
8
23
P658 [5869]-287
[Total No. of Pages : 3
ic-
S.E. (Information Technology)
tat
0s
PROCESSOR ARCHITECTURE
3:1
(2019 Pattern) (Semester - IV)
02 91
8:3
Time : 2½ Hours] [Max. Marks : 70
0
20
3/0 13
Instructions to the candidates:
1) Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8.
0
6/2
2) Neat diagrams must be drawn wherever necessary.
.23 GP
8
C
23
ic-
Q1) a) Discuss the steps in executing interrupts in PIC 18 microcontroller. [7]
16
tat
8.2
0s
.24
3:1
b) Explain PIR (Peripheral Interrupt Request Register) IPR (Peripheral
91
49
i) RS
3/0
CE
ii) RW
82
8
23
.23
iii) EN
ic-
16
tat
8.2
OR
0s
.24
3:1
91
Q2) a) Explain the interrupt structure of PIC18 along with IVT. [8]
49
8:3
30
20
i) INTEDG1
16
ii) TMR0IP
8.2
.24
49
P.T.O.
Q3) a) List the steps involved in programming PIC microcontroller in capture
8
23
mode. [6]
ic-
tat
b) Explain RS232 standard with suitable diagram. [6]
0s
3:1
02 91
c) Write short note on SPI protocol. [5]
8:3
0
20
3/0 13 OR
0
6/2
.23 GP
Q4) a) Write the steps involved in programming compare mode of CCP1 module
in PIC18F458. [6]
E
82
8
C
23
ic-
b) Write short note on 12C bus. [6]
16
tat
8.2
0s
c) Distinguish between synchronous and asynchronous serial
.24
3:1
communication. [5]
91
49
8:3
30
20
[7]
6/2
GP
3/0
[7]
8
23
.23
tat
8.2
0s
.24
3:1
OR
91
49
8:3
30
Q6) a) Draw and explain the interfacing of LM34/LM35 with PIC18FXX for
20
register. [6]
.23
16
c) List out the steps necessary for reading from EEPROM of PIC18 [4]
8.2
.24
[5869]-287 2
49
Q7) a) Draw and explain ARM core dataflow model. [6]
8
23
ic-
b) What are the main features of ARM7 architecture? How it is different
tat
from pure RISC processor? [6]
0s
3:1
02 91
c) Describe the major Design Rules of RISC philosophy? List the features
8:3
of RISC processor accepted by ARM processor. [5]
0
20
3/0 13
OR
0
6/2
.23 GP
Q8) a) Draw and explain the ARM family core architecture. [6]
E
82
8
C
23
ic-
b) Why does ARM use CPSR? Explain the program status register? [7]
16
tat
8.2
0s
c) Draw and explain programmers model of ARM processor. [4]
.24
3:1
91
49
8:3
30
20
01
02
6/2
GP
3/0
CE
82
8
23
.23
ic-
16
tat
8.2
0s
.24
3:1
91
49
8:3
30
20
01
02
6/2
GP
3/0
CE
82
.23
16
8.2
.24
[5869]-287 3
49