Total No. of Questions : 4] SEAT No.

8
23
PA-4980 [Total No. of Pages : 2

ic-
[6008] - 232

tat
S.E. (Information Technology) (Insem)

0s
PROCESSOR ARCHITECTURE

6:3
02 91
(2019 Pattern) (Semester - II) (214451)

5:0
0
31
5/0 13
0
4/2
Time : 1 Hour] [Max. Marks : 30
.23 GP

Instructions to the candidates:

1) Answer Q1 or Q2, Q3 or Q4.
E
80

8
C

23
2) Neat diagrams must be drawn whenever necessary.

ic-
3) Figures to the right side indicate full marks.
16

tat
4) Assume suitable data if necessary.
8.2

0s
.24

6:3
Q1) a) Explain program memory organization of PIC18 micro controller with
91
49

suitable diagram. [6]

5:0
30
31

b) Draw and explain status register of PIC18 microcontroller. [5]

01
02

c) Explain watchdog timer used in PIC18 microcontroller. [4]

4/2
GP
5/0

OR
CE
80

8
23
Q2) a) With a neat diagram discuss in detail about the architecture of PIC18
.23

micro controller. [6]

ic-
16

tat
b) Write short note on Brownout Reset. [5]
8.2

0s
.24

6:3

c) Differentiate between RISC and CISC. [4]

91
49

5:0
30
31
01

Q3) a) Name the SFRs associated with each I/O port of PIC18F. What is the
02

role of PORTx SFR? [4]

4/2
GP
5/0

b) Calculate total delay generated by Timer 0 if (FFF1) H is loaded into it.

CE
80

Assume Crystal frequency =10 MHz [4]

.23
16

c) Explain working of PIC18F Timerl with the help of suitable diagram.[7]

8.2

OR
.24

P.T.O.
49
 8
Q4) a) Find the value to be loaded in TRISD and TRISC resister for the

23
following : [4]

ic-
tat
RD0,RD1,RD2,RD3 as input port

0s
6:3
02 91
RD4,RD5,RD6,RD7, as output port

5:0
0
31
5/0 13
RC0,RC2,RC4,RC6,RC7 as output port
0
4/2
RC1,RC3,RC5 as input port
.23 GP
E

b) Explain in detail Prescaling and Postscaleing of PIC18 Timers. [4]

80

8
C

23
ic-
c) Explain Timer0 Control Register T0CON in detail. [7]
16

tat
8.2

0s
.24

6:3
91
49

5:0
30

  
31
01
02
4/2
GP
5/0
CE
80

8
23
.23

ic-
16

tat
8.2

0s
.24

6:3
91
49

5:0
30
31
01
02
4/2
GP
5/0
CE
80
.23
16
8.2
.24
49

[6008] - 232 2