6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

VLSI Guide
A way to pursue your passion

Search...

        

HOME PHYSICAL DESIGN FLOW DESIGN SETUP FLOORPLANNING

PLACEMENT CLOCK TREE SYNTHESIS ROUTING SIGNOFF

SIGNAL INTEGRITY JOB OPENINGS INTERVIEW QUESTIONS

VIDEO TUTORIALS

Physical Design Sanity Checks

 VLSI Guide  12:30  No comments

The main intention of sanity checks in Physical Design is that they are mainly done for
checking the design for further acceptance at each stages of the physical implementation. It
qualifies the netlist in terms of timing, checks the issues related to library files, constraints
files etc.

Following are the sanity checks carried out in physical design flow:
check_library
check_timing
check_design
check_legality
report_timing
report_qor
report_constraint
check_library: It performs consistency checks between logical and physical libraries. That
means each cells that are described in the netlist has its corresponding physical, timing and
logical information defined in the libraries.

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 1/7
6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

check_timing: PNR tool won't optimize the paths which are not constrained. So we have to
check any unconstrained paths are exist in the design. The check_timing command will
report the unconstrained paths. If there are any unconstrained paths in the design, run the
report_timing command to verify whether the unconstrained paths are false paths.

check_design: This check is to report problems like undriven input ports, unloaded output
ports, nets/ports with multiple drivers, unloaded nets, pins mismatch, cells or instances
with out I/O pins/ports etc.

check_legality: It reports violations regarding to cell overlaps and orientation.

A Promised Land

INR 1,204.00

Shop now

report_timing: The report_timing command provides a report of timing information for the
current design. By default, the report_timing command reports the single worst setup path
in each clock group.

report_qor: It reports the statistics/QoR of the current design includes its timing
information, cell count, details like combinational and sequential cells, total area of the
current design. This will also reports any DRV s present.

report_constraint: It reports the following parameters in the current design such as WNS,
total negative slacks, DRC violations etc. The report includes whether the constraints are
violated or not, by how much it is violated and the worst violating object.

Share:    

Related Posts:

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 2/7
6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

Design Setup / Sign Off Checks Signal Integrity Physical Design

Import Design Introducton

Static Timing
Analysis

← Newer Post Home Older Post →

No comments:
Post a Comment

Enter comment

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 3/7
6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

Q: Which of these, video on demand online

platform has a wide variety of content?

Zee5

Disney+ Hotstar

Netflix

Amazon Prime Video

TCXO Manufacturer
Constant Voltage Power Supply
Contact Your Abracon Sales
Representative for Additional Information.
abracon.com

OPEN

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 4/7
6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

TCXO Manufacturer
Constant Voltage Power Supply
Contact Your Abracon Sales
Representative for Additional Information.
abracon.com

OPEN

VLSI Guide
57 விருப்பங் கள்

பக்கத்தை விரும் பு பதிவுசெய்

Search This Blog

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 5/7
6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

Search

Popular Posts

Static and Dynamic Power Dissipation

In today's world, we need sleeker devices with more capabilities and longer battery
life. This can be achieved by packing more componen...

Floor Planning
Floorplanning is the most important stage in Physical Design. It is a factor that directly affects
the following in a design: Conge...

Routing
Definition Routing is the stage after CTS where the interconnections are made by determining
the precise paths for each nets. Thi...

Clock Tree Synthesis (CTS)

Definition Clock Tree Synthesis (CTS) is a process which make sure that the clock
gets distributed evenly to all sequential elements ...

Placement
Definition Placement is the process of placing standard cells in the rows created at floor
planning stage. Steps in Placement stag...

Recent Posts
Static and Dynamic Power Dissipation

Introduction to Low Power Design

Design Rule Violations

E-Book : VLSI Interview Questions with Answers

E-Book : Static Timing Analysis Interview Questions

VLSI Guide

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 6/7
6/28/22, 9:23 PM Physical Design Sanity Checks ~ VLSI Guide

VLSI Guide A way to pursue your passion is a team of experts for more than 10+ years of
industrial experience in the field of VLSI for inspiring the aspirants for upgrading their skills and
cracking interviews.

Pages
Home

About Us

Disclaimer

Total Pageviews

415,679

Copyright © 2022 VLSI Guide

https://www.vlsiguide.com/2018/07/physical-design-sanity-checks.html 7/7