You are on page 1of 2

Digital Logic & Microprocessor Lab

Assessment 1: Combinational Logic Circuits

1. Verification of Logic gates


a) Verify the working of OR gate with its truth table
b) Verify the working of AND gate with its truth table
c) Verify the working of NOT gate with its truth table
d) Verify the working of NOR gate with its truth table
e) Verify the working of NAND gate with its truth table
f) Verify the working of X- OR gate with its truth table
g) Verify the working of X-NOR gate with its truth table

2. Verification of Boolean Expressions


a) X+X’Y=X+Y
b) X’+XY=X’+Y
c) AB+A’C+BC=AB+A’C
d) PQ+Q’R+WPRQ=PQ+Q’R

3. You are asked to design the following circuit for your car. The warning
signal W should be set to high voltage (logical 1) if:
a) the engine is running, and door is open; or
b) With the engine running, somebody is sitting in the driver’s seat and
the belt is not fastened.
Otherwise output of the circuit is „0‟. The circuit should rely on the
following sensors:
sensors from engine (C=„1‟ if engine is running, otherwise it is „0‟)
Seat sensor (S=1 if somebody is sitting on the seat, otherwise „0‟)
Door sensor (D=1 if the door is closed, otherwise „0‟)
Belt sensor (B=1 if the belt is fastened, otherwise „0‟)

4. Simplify the following functions, and implement them using NAND and NOR gates
only:
F(A, B, C, D) = AC’D’ + A’C + ABC + AB’C + A’C’D’

5. Design a Half adder, Full adder, Half Subtractor and Full Subtractor.

6. Find the sum and the difference of the following two binary numbers.

A=1101 B=1010
7. Implement the following function using 8x1 Multiplexer
F(A,B,C,D)=Σ (0,1,3,4,8,9,15)

8. Design a BCD to Excess-3 code converter.

9. An ABCD to seven segment decoder is a combinational circuit that


converts a decimal digit in BCD to an appropriate code for the selection
of segments in an indicator used to display the decimal digit in a similar
form. The seven outputs of the decoder (a, b, c, d, e, f, g) select the
corresponding segments in the display as shown in the Figure a) The
numeric display chosen to represent the decimal digit is shown in the
Figure b) Using a truth table and k maps, design the BCD to seven
segment decoder using a minimum number of gates. The six invalid
combinations should result in a blank display.

10. Design a 2 bit magnitude Comparator whose inputs are A(A1 A0) and
B(B1 B0).

You might also like