Scribd Logo
Upload

Welcome to Scribd!

  • Task 3

    Uploaded by

    dagumati1
    4 views28 pages
    This document is a lab assignment submission for the course ECE102P-Digital Systems Design. It contains the student's name, ID number, and lab slot. The assignment involves modeling digital circuits at the gate level, data flow level, and behavioral level in Verilog, and includes the code, output, and waveforms for a 2:4 decoder, 3:8 decoder, and 4:16 decoder.

    Original Description:

    Original Title

    Task-3

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document is a lab assignment submission for the course ECE102P-Digital Systems Design. It contains the student's name, ID number, and lab slot. The assignment involves modeling digital circuits at the gate level, data flow level, and behavioral level in Verilog, and includes the code, output, and waveforms for a 2:4 decoder, 3:8 decoder, and 4:16 decoder.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    4 views28 pages

    Task 3

    Uploaded by

    dagumati1
    This document is a lab assignment submission for the course ECE102P-Digital Systems Design. It contains the student's name, ID number, and lab slot. The assignment involves modeling digital circuits at the gate level, data flow level, and behavioral level in Verilog, and includes the code, output, and waveforms for a 2:4 decoder, 3:8 decoder, and 4:16 decoder.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 28

    ECE102P-DIGITAL SYSTEMS DESIGN

    LAB-ASSIGNMENT-3

    Student Name: DAGUMATI HARSHA VARDHAN

    Student ID: 21BCE2879

    Lab Slot: L47+L48

    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    Gate level Modelling

    Code:

    Output:

    Wave form:

    21BCE2879
    Data flow Modelling

    Code:

    Output:

    Wave form:

    21BCE2879
    Behavioural Modelling

    Code:

    Output:

    Wave form:

    21BCE2879
    Test Bench

    Code:

    Output:

    21BCE2879
    Wave form:

    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    21BCE2879
    2:4 Decoder

    Code:

    Output:

    21BCE2879
    Wave form:

    3:8 Decoders

    21BCE2879
    Code:

    Output:

    21BCE2879
    Wave form:

    4:16 Decoders

    21BCE2879
    Code:

    Output:

    21BCE2879
    Wave form:

    21BCE2879

    You might also like