Ans.

) (b)6) 5) 4) 3) Array2) Ams)

Pentlum,
PentiwmaseScalar it Sogle DisuSS
of Dsp Cisc RisSC Scal performed o Micropro
cesSorS.
-
ut IfDecode Diseuss suit 1)
eteh- rocessoY- a egI
39o/VEVector
BM
Mieroprocessor. Processers instruchion designed
vector
processors dala. and ableProcessors SiMD or for
briefly Driefly
trom
orinstuchon orIn for rocessors
If Superscala
EKamples
the
fetch eM - vector for
on ef- - , Section- A
about eg.- the
machine e- rray vector obout
nd n Motorola Coymputabind.
tio
ins
doat
na cycle Lntl etc. | ot some -
Brfro the DEC'S A
ym supScalar Proce of
rocessSorS the
m tycte ,
comvector
ory.
mem 56386 o
peatboncanbe
a nst ssorS data putation
he 0 0 ALpha
CPU types
code uction processoy
tetches - which It
21o CutedeeIt
of processors of
H an He 64
oft makes is
oce
 (e) Ye As (d) Ans. c)processo
Then the
register
paY. HL Teet
SultSu Onevely This
State
hot
pt 8086. The 80851 machine ALE- y
YDcesioY. state added what the
highestNMI( t Hee, AD is
thedcomtant
tor -ADo time Adayess exeeuton
Non- the to B cyclej tivepos aa a the
pricriby sepresents post
singlepin odced the mstuetion Bo85
beginthethe impotance has
highest
hihest of ae tive
Ma Lateh
slkable it pYoce to
Process
in Be he cddress 3085
ot bepin goinA perfor
terrupt the indicoles SS
piority
priort Tegste
wi HL Enable-
non-
Interupt) stasts.
DAD plse
plse
reeaister bC bits
be of
madk Some
read
inIntrupt stoYed paryegister bits
the
B that Cant
gensoted A
LE
able
the and par usedin rol
is Pi
on kstl
was
8086 the
the par. Status
in wi in
the signa
 b)>Maskable
a) b) i)
a) ’ penphsl Pns
ons.
ae in Iterrupts
IVA erturno
THpes device
signal
mag
progran )
blocked.
- Maskable Non-
of signal by
Vectoed
Vectored ts ofin
diffoent mwmb s
rocessor
ways of the
(Intemupt cuYrent interupt
terupt what
vectored of
extonal 1 MiexopYocestor)
asikimg and
terrupts his inter Interupts
hterrupt technque and ae hoving is
do
interrupts be is you
upts vector
classitied Ygram made Section-B
can Non- device Non qivenhighes the
ae regure
-Vectored - wnderstand
Maskable
be signals. is ad mechanism t Discuss
that dres) to
enecution
trups
done have vecto on proribt
the tue tran
rimg, gives thei'r
by Gxed IVA sfer the
htepts Interupts end
that proce bt
e is the to maskabiiby The to
couto by by
implemented
IvA Source. ssor iffet
tnterrupt
nterrupt be nothe which
can for interrupt
supplied by
be
fom
or 1
SRs I the types
nt
 I theand cesso
Dev'ce anddeeoder,
control /ou
contr
d
et'on
predefine
to interupt
pro
instruiver Miro Unit,tnp
ISR. ts
iteurupts 8085
iwter
to signals
speclal ancorespondig
theof
cotrol Miroprocessor tming ser
pato Register
Memort
the gic
as about Control Unit Lo
ase aeycognition ALU Unit Arra aster
ae
Hasdw the of the cund aro
iuterupts o
inteYupts detail
and aritecutre
sfr des
neu Arithmete
the aritLeture re
od tran ter
forof in instru
Haduwnse
aseSoftuwate Discuss
proessor,
execuion Device ais
Softwexecution
Iyout maindy re
tunity
Qs.) Ans) The a
’ a) b)
 8-bit
the Such Sever 3) of 2) tro ) agntrol
leProgrammable eg' commweation
s ts S he timia baned
diffrut The
fo Both
botlu additin
logcal
wtl wlators aritheticperatiov
l6 Register te Contol ALU-
al poiphas eghout
ed bit s cowtyol on
be the
gisters
typs
B, wit stored opUatioS incremet, nd
of C, Aray MicropToCessors ae
n te temperary as The of
data apaut D, sighals te
utitiged the
co
Ihming outome
lesthew'se o E, mone OT witlh wellman ts
H& lhe operatio ike central
acewmnlator fronte dimates
L. thwch
e fo
registersr s a compo
le genal by Unit- th e ubtrachon, operaton
AND, togicol
Theseae
coupled claefied into re
ot holcsg
s
Be the proce
ae wikh acemulatoY. (he thn neuts
as OR,
DE opoeeSgor elock h
purpose egired alopeation teEx-oR, wrch of sSa
and wiüzed to l well
the decrement,
and
controL ALU
stock the mtomoto
outcome as
HL. as
AeA acetc mcudes is
wel for acabd and cum
p as
 roNS (i) Q4)the
forms The Ans (i)Explan address
bfof 5)poiter,
Progromed
data (i) Intr Data esuultdota L/o
emely Datatranster Davites buter
hrous PasallelL trasfer facina (rogon tnrement
Data
Data tranr motor progrom
Couucter
0mely
DrienI/o
pasallel They r
Intrrpt Can devie
semes
followng kagbsard dota
Tron o
et.
sfer schemeA
be e
decrment
bute
or
i sesil used
sheme uther ad
for
ccess(DMA) Direct respecbvey fn
Data
Seril input
as
two p(ay
synciondDet(2a) Synchronoul()data tronstewhich 5 o6085 Line
Transfe transered, Vel
ittogetheParalel
It (ranster
Smallmothogrammedtransfers is at
Lrial
is y. s e
dota
wiciopr0cescor aster. I/O
transfeyted This a a
ie der r with data time
single mo
eithe schem Lines. 8 de
Reqest
Denice Hee,8
Chec cxeeti
ot I/0- transfer
ct s
bilparalel tran
of bit
Dewice ongOne is o is 8-
RegestE a of sfer
dota the bit
giren mainy data aa scheme
yte Cowtols wire. da
Curret dece,i:ey
prallel data
wait
rmor sk
tat
A'erice Perfor
ready S la
time. or SiMul on
one nesed te serd a
I/o0nS. m eded user
Execwte isinethe
geothe word where dala taneosly all single
cing to progtam
ofbe
 Ay) The RO: (ii)
2) DALU 5) Tead
acbivates Selet
WR: Chi
CS
p: Codes processotSendi 3)
o arcitectu wtliaton
ator
Regslels Lnter
li- -Diseus rom read Acbve
Actvite
anddata mor
programke nterrup-
na
operahon.
(he cadsLoi
performs the
bit one these louw acna cal
- re wite low 9ite of
s ond BO85 esults and
of Si bgineqst Diven
e
Secbon-C wntsials qnalsignal pro
the Stured Devices
includes
one a draw8
085
into opeiatos cestor
bo
achual tregenty for I/o
ck Pag stored when t'n
flag micropYocescDr. the meMory Itpesfomdota -
six memoy th me It
inunol t e s
egster,
r, egiiters, interal toLse tranfer, offo
aceuwlator. wat monto
read d other Many
cal r
to
and Itone ad to re
d acess
instrche istru the bete
afte
has
 1K tte

ack Progrm Potg(P),Fla

Lator
AceuU
INTARES
Regiske Laady
Thmwinaa ALU
Tntemupt
Control
nter wRALETDIRo
M
(ounderl Tndernod
C Auxilig
r-
SP) Cotyol Temp
Zero(z TEAP
PC)- HoLD
the Unit
se ),
d eas Carrg
fl
(Aags
C).
routecture Rsctout
HLDA
Kexection
stsractod. o CarrH
a with (Add-Bu) Sertal
(orholL
T/o

emory
on CCY),
sequencg of
a eProLouvl StutkPoML Mtux
Sigu 8085 AsdZalh
DotaAd
ponte. Buter
us, () ADo Ab
 tsthion|n
the Axs.
ett ) Q6)tdo)he
tction: of 3) address
eLOry of
Stred
Cotans
memoy
Addressing
Absolute
2) Tegster opeands.
EA-R.sent
Pre Addressign
Regster D
Lmwme Dire wweh ective Bo857 Dis
Store
R2, 6 ct Lond
R3, R2
Add Add cuss
tore AddR2,(00
oPeand addresi
Heu, whel uses ressing
diate hee
AddreSshmg R Hee, t
e 4,
R2, Heye, tle te
100 Addreis address R3 proessor dfPernt
ekteeie he
the of
modes
H EA
expllaey value
Cocation eteche an
s sshg EAA. vale of Mo Mooe
mot
de- reastes oplakd
specihes Add
address the of
Mo
Mo F Ao resrg
mectioed
requ'red de- de the teinstrucbon
address The
locab'on
The is
opeans eow operand torpresuteio sthe
te rpresontis Modes
In way
vale
tn a
the as s
 o
Mode
o R
mode wtere - stacle
old ressing
addt hlpf the
reg'sters
s Mode
Addressing
location R2,A
of locatn.
to is EA eg
set Addressing
d
load - te -CR)
wse nemory
Sane Mode X(A)
Tis
placed
is / constant
to
mode,
s ornemthe (22) Addhessig Loaol
Pu,
4(R2)
Ihdrect
ter CA2) Enchement
Decremet
itfeenl
Cutng R3, tus Lood
R2,
A AM-
gis =(R)
EA
Keu, Load
R3,
aa In
re by Rep
Symtolt
aaddng
opeuand
of exe
tet shotessor
Laais AddresSallows
the
Load
Index addrese
elathve
tutoAuuto
for
Ar
5) 6) 1) 8)
 ALE
CHcle ptode A)
Wachin Draw
tel andfetdh
20
for Add High
an
s Order ycle d
cle-
erfornmg
consideled
/M=0ALE-D
TO OPCode
We=1 mo T2 plain
of
tt Addrese Fetch 8085.
is the by the
te Mo.
the deco T3
chine
opco
rst OF de
de
Cñde
Dersdes
oPcode
Unspeahed ftoh
ttpaaibn, acine
in
 clock
cyle TY )
Drocesstr 13 T2act ALE location bunA /Mbit IT1
JM he
e dock clock iS nd sa
ad cloek
address
Ro lowek high So dress
S0
Sigh and cycle- Cucde
ple
al indicates
order lso low s clbb,
- bus,
moved
inStru
ction the now
is data The )ultbplene change The
bs. indicatiug
Ccessedthat a Ad- Ag
de conteut
-
pro
adtivated bus oPt
bo chaged tue As
les9or s od the levels. AD7
ie is l iglOlin@s
i. av
multiplexe
d of
dhe Polesdor.
readaulable to
add:
ra data bit
conta'd P
code is
by bus d ada
on meMoYH placed
the bus, is ADo rese
hethe lowe
-
AO, nr
19)
S2, Ai-A
s ADo
sl, - ADi2
ND2o 1NTRB ADz ADsAD79AD ADg
So ADi5 ADo
3
20 16 12

s ’Low
Sechion-D
s High 224Reod Test
254 26So
25 282
29otk 3 33 3738
214Reset 314 35
Drder @so MN/ M +ADis
lnsorder AralSs tgls AArnlA16S3
Su Mode
Max

dressaddress
HoLD
wRHL
ALE DEN'DT/R M/10' DA
INTA' MateMin
Bus Data /
buu.
 VCe Readyoprato 6

tesnate
Reset- TEST LoCk LNTAS
MNNMI’ INTR RD-5
Read’8Bus
HEIS7 s'ghalb
atus
S3
/M
- truusfer.
> Ansu)
Power Interapt that
pey imdiatmeely waitActte
t. to Acknoule
Tnterupt
Mijmum Nsn- they Are/sS,
low
dqenmet d
Higt Muntiple ke
its PrC Miaskable
Reguest haue AIR/
acknowle
/a /status.
fnable
preeut compleled S6The
xiuminterrupt fm
dgemeub. with
acbiv the speerhe
h he cocspond
dafameory d
 theatthymet'c
uy
witt spe
micioprocestoflag'
cike be
re upon bits
hield!
6-b/t
dg flag
bit
B086
ot
hesker
a a Depe the
s varouA
tig o) CAF) after
segsler F)(SFJ (PF)
Cogcalop
son Flaalz
fag
C tesult
CF Regiter
inb repre
tlag PlagAay
FlagOvattow
ded
tach
bit Poaty pose
Qa) Thedivì
Flay Siqn
Zero
1)Par
4) As:)
It
is 3)
2) ) 5) 6) an